hc
2024-03-26 e9199a72d842cbda78ac614eee5db7cdaa6f2530
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
/* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
/*
 * Copyright(c) 2018 Intel Corporation.
 *
 */
 
#ifndef TID_RDMA_DEFS_H
#define TID_RDMA_DEFS_H
 
#include <rdma/ib_pack.h>
 
struct tid_rdma_read_req {
   __le32 kdeth0;
   __le32 kdeth1;
   struct ib_reth reth;
   __be32 tid_flow_psn;
   __be32 tid_flow_qp;
   __be32 verbs_qp;
};
 
struct tid_rdma_read_resp {
   __le32 kdeth0;
   __le32 kdeth1;
   __be32 aeth;
   __be32 reserved[4];
   __be32 verbs_psn;
   __be32 verbs_qp;
};
 
struct tid_rdma_write_req {
   __le32 kdeth0;
   __le32 kdeth1;
   struct ib_reth reth;
   __be32 reserved[2];
   __be32 verbs_qp;
};
 
struct tid_rdma_write_resp {
   __le32 kdeth0;
   __le32 kdeth1;
   __be32 aeth;
   __be32 reserved[3];
   __be32 tid_flow_psn;
   __be32 tid_flow_qp;
   __be32 verbs_qp;
};
 
struct tid_rdma_write_data {
   __le32 kdeth0;
   __le32 kdeth1;
   __be32 reserved[6];
   __be32 verbs_qp;
};
 
struct tid_rdma_resync {
   __le32 kdeth0;
   __le32 kdeth1;
   __be32 reserved[6];
   __be32 verbs_qp;
};
 
struct tid_rdma_ack {
   __le32 kdeth0;
   __le32 kdeth1;
   __be32 aeth;
   __be32 reserved[2];
   __be32 tid_flow_psn;
   __be32 verbs_psn;
   __be32 tid_flow_qp;
   __be32 verbs_qp;
};
 
/*
 * TID RDMA Opcodes
 */
#define IB_OPCODE_TID_RDMA 0xe0
enum {
   IB_OPCODE_WRITE_REQ       = 0x0,
   IB_OPCODE_WRITE_RESP      = 0x1,
   IB_OPCODE_WRITE_DATA      = 0x2,
   IB_OPCODE_WRITE_DATA_LAST = 0x3,
   IB_OPCODE_READ_REQ        = 0x4,
   IB_OPCODE_READ_RESP       = 0x5,
   IB_OPCODE_RESYNC          = 0x6,
   IB_OPCODE_ACK             = 0x7,
 
   IB_OPCODE(TID_RDMA, WRITE_REQ),
   IB_OPCODE(TID_RDMA, WRITE_RESP),
   IB_OPCODE(TID_RDMA, WRITE_DATA),
   IB_OPCODE(TID_RDMA, WRITE_DATA_LAST),
   IB_OPCODE(TID_RDMA, READ_REQ),
   IB_OPCODE(TID_RDMA, READ_RESP),
   IB_OPCODE(TID_RDMA, RESYNC),
   IB_OPCODE(TID_RDMA, ACK),
};
 
#define TID_OP(x) IB_OPCODE_TID_RDMA_##x
 
/*
 * Define TID RDMA specific WR opcodes. The ib_wr_opcode
 * enum already provides some reserved values for use by
 * low level drivers. Two of those are used but renamed
 * to be more descriptive.
 */
#define IB_WR_TID_RDMA_WRITE IB_WR_RESERVED1
#define IB_WR_TID_RDMA_READ  IB_WR_RESERVED2
 
#endif /* TID_RDMA_DEFS_H */