/* SPDX-License-Identifier: GPL-2.0-or-later */
|
/*
|
* da9052 declarations for DA9052 PMICs.
|
*
|
* Copyright(c) 2011 Dialog Semiconductor Ltd.
|
*
|
* Author: David Dajun Chen <dchen@diasemi.com>
|
*/
|
|
#ifndef __MFD_DA9052_DA9052_H
|
#define __MFD_DA9052_DA9052_H
|
|
#include <linux/interrupt.h>
|
#include <linux/regmap.h>
|
#include <linux/slab.h>
|
#include <linux/completion.h>
|
#include <linux/list.h>
|
#include <linux/mfd/core.h>
|
|
#include <linux/mfd/da9052/reg.h>
|
|
/* Common - HWMON Channel Definations */
|
#define DA9052_ADC_VDDOUT 0
|
#define DA9052_ADC_ICH 1
|
#define DA9052_ADC_TBAT 2
|
#define DA9052_ADC_VBAT 3
|
#define DA9052_ADC_IN4 4
|
#define DA9052_ADC_IN5 5
|
#define DA9052_ADC_IN6 6
|
#define DA9052_ADC_TSI 7
|
#define DA9052_ADC_TJUNC 8
|
#define DA9052_ADC_VBBAT 9
|
|
/* TSI channel has its own 4 channel mux */
|
#define DA9052_ADC_TSI_XP 70
|
#define DA9052_ADC_TSI_XN 71
|
#define DA9052_ADC_TSI_YP 72
|
#define DA9052_ADC_TSI_YN 73
|
|
#define DA9052_IRQ_DCIN 0
|
#define DA9052_IRQ_VBUS 1
|
#define DA9052_IRQ_DCINREM 2
|
#define DA9052_IRQ_VBUSREM 3
|
#define DA9052_IRQ_VDDLOW 4
|
#define DA9052_IRQ_ALARM 5
|
#define DA9052_IRQ_SEQRDY 6
|
#define DA9052_IRQ_COMP1V2 7
|
#define DA9052_IRQ_NONKEY 8
|
#define DA9052_IRQ_IDFLOAT 9
|
#define DA9052_IRQ_IDGND 10
|
#define DA9052_IRQ_CHGEND 11
|
#define DA9052_IRQ_TBAT 12
|
#define DA9052_IRQ_ADC_EOM 13
|
#define DA9052_IRQ_PENDOWN 14
|
#define DA9052_IRQ_TSIREADY 15
|
#define DA9052_IRQ_GPI0 16
|
#define DA9052_IRQ_GPI1 17
|
#define DA9052_IRQ_GPI2 18
|
#define DA9052_IRQ_GPI3 19
|
#define DA9052_IRQ_GPI4 20
|
#define DA9052_IRQ_GPI5 21
|
#define DA9052_IRQ_GPI6 22
|
#define DA9052_IRQ_GPI7 23
|
#define DA9052_IRQ_GPI8 24
|
#define DA9052_IRQ_GPI9 25
|
#define DA9052_IRQ_GPI10 26
|
#define DA9052_IRQ_GPI11 27
|
#define DA9052_IRQ_GPI12 28
|
#define DA9052_IRQ_GPI13 29
|
#define DA9052_IRQ_GPI14 30
|
#define DA9052_IRQ_GPI15 31
|
|
enum da9052_chip_id {
|
DA9052,
|
DA9053_AA,
|
DA9053_BA,
|
DA9053_BB,
|
DA9053_BC,
|
};
|
|
struct da9052_pdata;
|
|
struct da9052 {
|
struct device *dev;
|
struct regmap *regmap;
|
|
struct mutex auxadc_lock;
|
struct completion done;
|
|
int irq_base;
|
struct regmap_irq_chip_data *irq_data;
|
u8 chip_id;
|
|
int chip_irq;
|
|
/* SOC I/O transfer related fixes for DA9052/53 */
|
int (*fix_io) (struct da9052 *da9052, unsigned char reg);
|
};
|
|
/* ADC API */
|
int da9052_adc_manual_read(struct da9052 *da9052, unsigned char channel);
|
int da9052_adc_read_temp(struct da9052 *da9052);
|
|
/* Device I/O API */
|
static inline int da9052_reg_read(struct da9052 *da9052, unsigned char reg)
|
{
|
int val, ret;
|
|
ret = regmap_read(da9052->regmap, reg, &val);
|
if (ret < 0)
|
return ret;
|
|
if (da9052->fix_io) {
|
ret = da9052->fix_io(da9052, reg);
|
if (ret < 0)
|
return ret;
|
}
|
|
return val;
|
}
|
|
static inline int da9052_reg_write(struct da9052 *da9052, unsigned char reg,
|
unsigned char val)
|
{
|
int ret;
|
|
ret = regmap_write(da9052->regmap, reg, val);
|
if (ret < 0)
|
return ret;
|
|
if (da9052->fix_io) {
|
ret = da9052->fix_io(da9052, reg);
|
if (ret < 0)
|
return ret;
|
}
|
|
return ret;
|
}
|
|
static inline int da9052_group_read(struct da9052 *da9052, unsigned char reg,
|
unsigned reg_cnt, unsigned char *val)
|
{
|
int ret;
|
unsigned int tmp;
|
int i;
|
|
for (i = 0; i < reg_cnt; i++) {
|
ret = regmap_read(da9052->regmap, reg + i, &tmp);
|
val[i] = (unsigned char)tmp;
|
if (ret < 0)
|
return ret;
|
}
|
|
if (da9052->fix_io) {
|
ret = da9052->fix_io(da9052, reg);
|
if (ret < 0)
|
return ret;
|
}
|
|
return ret;
|
}
|
|
static inline int da9052_group_write(struct da9052 *da9052, unsigned char reg,
|
unsigned reg_cnt, unsigned char *val)
|
{
|
int ret = 0;
|
int i;
|
|
for (i = 0; i < reg_cnt; i++) {
|
ret = regmap_write(da9052->regmap, reg + i, val[i]);
|
if (ret < 0)
|
return ret;
|
}
|
|
if (da9052->fix_io) {
|
ret = da9052->fix_io(da9052, reg);
|
if (ret < 0)
|
return ret;
|
}
|
|
return ret;
|
}
|
|
static inline int da9052_reg_update(struct da9052 *da9052, unsigned char reg,
|
unsigned char bit_mask,
|
unsigned char reg_val)
|
{
|
int ret;
|
|
ret = regmap_update_bits(da9052->regmap, reg, bit_mask, reg_val);
|
if (ret < 0)
|
return ret;
|
|
if (da9052->fix_io) {
|
ret = da9052->fix_io(da9052, reg);
|
if (ret < 0)
|
return ret;
|
}
|
|
return ret;
|
}
|
|
int da9052_device_init(struct da9052 *da9052, u8 chip_id);
|
void da9052_device_exit(struct da9052 *da9052);
|
|
extern const struct regmap_config da9052_regmap_config;
|
|
int da9052_irq_init(struct da9052 *da9052);
|
int da9052_irq_exit(struct da9052 *da9052);
|
int da9052_request_irq(struct da9052 *da9052, int irq, char *name,
|
irq_handler_t handler, void *data);
|
void da9052_free_irq(struct da9052 *da9052, int irq, void *data);
|
|
int da9052_enable_irq(struct da9052 *da9052, int irq);
|
int da9052_disable_irq(struct da9052 *da9052, int irq);
|
int da9052_disable_irq_nosync(struct da9052 *da9052, int irq);
|
|
#endif /* __MFD_DA9052_DA9052_H */
|
