/*
|
* Copyright (c) 2013 Google, Inc
|
*
|
* SPDX-License-Identifier: GPL-2.0+
|
*/
|
|
#include <common.h>
|
#include <clk.h>
|
#include <dm.h>
|
#include <dt-structs.h>
|
#include <dwmmc.h>
|
#include <errno.h>
|
#include <mapmem.h>
|
#include <pwrseq.h>
|
#include <syscon.h>
|
#include <asm/gpio.h>
|
#include <asm/arch/clock.h>
|
#include <asm/arch/periph.h>
|
#include <linux/err.h>
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
struct rockchip_mmc_plat {
|
#if CONFIG_IS_ENABLED(OF_PLATDATA)
|
struct dtd_rockchip_rk3288_dw_mshc dtplat;
|
#endif
|
struct mmc_config cfg;
|
struct mmc mmc;
|
};
|
|
struct rockchip_dwmmc_priv {
|
struct clk clk;
|
struct clk sample_clk;
|
struct dwmci_host host;
|
int fifo_depth;
|
bool fifo_mode;
|
u32 minmax[2];
|
};
|
|
#ifdef CONFIG_USING_KERNEL_DTB
|
int board_mmc_dm_reinit(struct udevice *dev)
|
{
|
struct rockchip_dwmmc_priv *priv = dev_get_priv(dev);
|
|
if (!priv || !&priv->clk)
|
return 0;
|
|
if (!memcmp(dev->name, "dwmmc", strlen("dwmmc")))
|
return clk_get_by_index(dev, 0, &priv->clk);
|
else
|
return 0;
|
}
|
#endif
|
|
#ifdef CONFIG_SPL_BUILD
|
__weak void mmc_gpio_init_direct(void) {}
|
#endif
|
|
static uint rockchip_dwmmc_get_mmc_clk(struct dwmci_host *host, uint freq)
|
{
|
struct udevice *dev = host->priv;
|
struct rockchip_dwmmc_priv *priv = dev_get_priv(dev);
|
int ret;
|
|
/*
|
* If DDR52 8bit mode(only emmc work in 8bit mode),
|
* divider must be set 1
|
*/
|
if (mmc_card_ddr52(host->mmc) && host->mmc->bus_width == 8)
|
freq *= 2;
|
|
ret = clk_set_rate(&priv->clk, freq);
|
if (ret < 0) {
|
debug("%s: err=%d\n", __func__, ret);
|
return 0;
|
}
|
|
return freq;
|
}
|
|
static int rockchip_dwmmc_ofdata_to_platdata(struct udevice *dev)
|
{
|
#if !CONFIG_IS_ENABLED(OF_PLATDATA)
|
struct rockchip_dwmmc_priv *priv = dev_get_priv(dev);
|
struct dwmci_host *host = &priv->host;
|
|
host->name = dev->name;
|
host->ioaddr = dev_read_addr_ptr(dev);
|
host->buswidth = dev_read_u32_default(dev, "bus-width", 4);
|
host->get_mmc_clk = rockchip_dwmmc_get_mmc_clk;
|
host->priv = dev;
|
|
/* use non-removeable as sdcard and emmc as judgement */
|
if (dev_read_bool(dev, "non-removable"))
|
host->dev_index = 0;
|
else
|
host->dev_index = 1;
|
|
priv->fifo_depth = dev_read_u32_default(dev, "fifo-depth", 0);
|
|
if (priv->fifo_depth < 0)
|
return -EINVAL;
|
priv->fifo_mode = dev_read_bool(dev, "fifo-mode");
|
|
/*
|
* 'clock-freq-min-max' is deprecated
|
* (see https://github.com/torvalds/linux/commit/b023030f10573de738bbe8df63d43acab64c9f7b)
|
*/
|
if (dev_read_u32_array(dev, "clock-freq-min-max", priv->minmax, 2)) {
|
int val = dev_read_u32_default(dev, "max-frequency", -EINVAL);
|
|
if (val < 0)
|
return val;
|
|
priv->minmax[0] = 400000; /* 400 kHz */
|
priv->minmax[1] = val;
|
} else {
|
debug("%s: 'clock-freq-min-max' property was deprecated.\n",
|
__func__);
|
}
|
#endif
|
return 0;
|
}
|
|
#ifndef CONFIG_MMC_SIMPLE
|
static int rockchip_dwmmc_execute_tuning(struct dwmci_host *host, u32 opcode)
|
{
|
int i = 0;
|
int ret = -1;
|
struct mmc *mmc = host->mmc;
|
struct udevice *dev = host->priv;
|
struct rockchip_dwmmc_priv *priv = dev_get_priv(dev);
|
|
if (IS_ERR(&priv->sample_clk))
|
return -EIO;
|
|
if (mmc->default_phase > 0 && mmc->default_phase < 360) {
|
ret = clk_set_phase(&priv->sample_clk, mmc->default_phase);
|
if (ret)
|
printf("set clk phase fail\n");
|
else
|
ret = mmc_send_tuning(mmc, opcode);
|
mmc->default_phase = 0;
|
}
|
/*
|
* If use default_phase to tune successfully, return.
|
* Otherwise, use the othe phase to tune.
|
*/
|
if (!ret)
|
return ret;
|
|
for (i = 0; i < 5; i++) {
|
/* mmc->init_retry must be 0, 1, 2, 3 */
|
if (mmc->init_retry == 4)
|
mmc->init_retry = 0;
|
|
ret = clk_set_phase(&priv->sample_clk, 90 * mmc->init_retry);
|
if (ret) {
|
printf("set clk phase fail\n");
|
break;
|
}
|
ret = mmc_send_tuning(mmc, opcode);
|
debug("Tuning phase is %d, ret is %d\n", mmc->init_retry * 90, ret);
|
mmc->init_retry++;
|
if (!ret)
|
break;
|
}
|
|
return ret;
|
}
|
#else
|
static int rockchip_dwmmc_execute_tuning(struct dwmci_host *host, u32 opcode) { return 0; }
|
#endif
|
|
static int rockchip_dwmmc_probe(struct udevice *dev)
|
{
|
struct rockchip_mmc_plat *plat = dev_get_platdata(dev);
|
struct mmc_uclass_priv *upriv = dev_get_uclass_priv(dev);
|
struct rockchip_dwmmc_priv *priv = dev_get_priv(dev);
|
struct dwmci_host *host = &priv->host;
|
struct udevice *pwr_dev __maybe_unused;
|
int ret;
|
|
#ifdef CONFIG_SPL_BUILD
|
mmc_gpio_init_direct();
|
#endif
|
#if CONFIG_IS_ENABLED(OF_PLATDATA)
|
struct dtd_rockchip_rk3288_dw_mshc *dtplat = &plat->dtplat;
|
|
host->name = dev->name;
|
host->ioaddr = map_sysmem(dtplat->reg[0], dtplat->reg[1]);
|
host->buswidth = dtplat->bus_width;
|
host->get_mmc_clk = rockchip_dwmmc_get_mmc_clk;
|
host->execute_tuning = rockchip_dwmmc_execute_tuning;
|
host->priv = dev;
|
host->dev_index = 0;
|
priv->fifo_depth = dtplat->fifo_depth;
|
priv->fifo_mode = 0;
|
priv->minmax[0] = 400000; /* 400 kHz */
|
priv->minmax[1] = dtplat->max_frequency;
|
|
ret = clk_get_by_index_platdata(dev, 0, dtplat->clocks, &priv->clk);
|
if (ret < 0)
|
return ret;
|
#else
|
ret = clk_get_by_index(dev, 0, &priv->clk);
|
if (ret < 0)
|
return ret;
|
|
ret = clk_get_by_name(dev, "ciu-sample", &priv->sample_clk);
|
if (ret < 0)
|
debug("MMC: sample clock not found, not support hs200!\n");
|
host->execute_tuning = rockchip_dwmmc_execute_tuning;
|
#endif
|
host->fifoth_val = MSIZE(DWMCI_MSIZE) |
|
RX_WMARK(priv->fifo_depth / 2 - 1) |
|
TX_WMARK(priv->fifo_depth / 2);
|
|
host->fifo_mode = priv->fifo_mode;
|
|
#ifdef CONFIG_ROCKCHIP_RK3128
|
host->stride_pio = true;
|
#else
|
host->stride_pio = false;
|
#endif
|
|
#ifdef CONFIG_PWRSEQ
|
/* Enable power if needed */
|
ret = uclass_get_device_by_phandle(UCLASS_PWRSEQ, dev, "mmc-pwrseq",
|
&pwr_dev);
|
if (!ret) {
|
ret = pwrseq_set_power(pwr_dev, true);
|
if (ret)
|
return ret;
|
}
|
#endif
|
dwmci_setup_cfg(&plat->cfg, host, priv->minmax[1], priv->minmax[0]);
|
if (dev_read_bool(dev, "mmc-hs200-1_8v"))
|
plat->cfg.host_caps |= MMC_MODE_HS200;
|
plat->mmc.default_phase =
|
dev_read_u32_default(dev, "default-sample-phase", 0);
|
#ifdef CONFIG_ROCKCHIP_RV1106
|
if (!(ret < 0) && (&priv->sample_clk)) {
|
ret = clk_set_phase(&priv->sample_clk, plat->mmc.default_phase);
|
if (ret < 0)
|
debug("MMC: can not set default phase!\n");
|
}
|
#endif
|
|
plat->mmc.init_retry = 0;
|
host->mmc = &plat->mmc;
|
host->mmc->priv = &priv->host;
|
host->mmc->dev = dev;
|
upriv->mmc = host->mmc;
|
|
return dwmci_probe(dev);
|
}
|
|
static int rockchip_dwmmc_bind(struct udevice *dev)
|
{
|
struct rockchip_mmc_plat *plat = dev_get_platdata(dev);
|
|
return dwmci_bind(dev, &plat->mmc, &plat->cfg);
|
}
|
|
static const struct udevice_id rockchip_dwmmc_ids[] = {
|
{ .compatible = "rockchip,rk3288-dw-mshc" },
|
{ .compatible = "rockchip,rk2928-dw-mshc" },
|
{ }
|
};
|
|
U_BOOT_DRIVER(rockchip_dwmmc_drv) = {
|
.name = "rockchip_rk3288_dw_mshc",
|
.id = UCLASS_MMC,
|
.of_match = rockchip_dwmmc_ids,
|
.ofdata_to_platdata = rockchip_dwmmc_ofdata_to_platdata,
|
.ops = &dm_dwmci_ops,
|
.bind = rockchip_dwmmc_bind,
|
.probe = rockchip_dwmmc_probe,
|
.priv_auto_alloc_size = sizeof(struct rockchip_dwmmc_priv),
|
.platdata_auto_alloc_size = sizeof(struct rockchip_mmc_plat),
|
};
|
|
#ifdef CONFIG_PWRSEQ
|
static int rockchip_dwmmc_pwrseq_set_power(struct udevice *dev, bool enable)
|
{
|
struct gpio_desc reset;
|
int ret;
|
|
ret = gpio_request_by_name(dev, "reset-gpios", 0, &reset, GPIOD_IS_OUT);
|
if (ret)
|
return ret;
|
dm_gpio_set_value(&reset, 1);
|
udelay(1);
|
dm_gpio_set_value(&reset, 0);
|
udelay(200);
|
|
return 0;
|
}
|
|
static const struct pwrseq_ops rockchip_dwmmc_pwrseq_ops = {
|
.set_power = rockchip_dwmmc_pwrseq_set_power,
|
};
|
|
static const struct udevice_id rockchip_dwmmc_pwrseq_ids[] = {
|
{ .compatible = "mmc-pwrseq-emmc" },
|
{ }
|
};
|
|
U_BOOT_DRIVER(rockchip_dwmmc_pwrseq_drv) = {
|
.name = "mmc_pwrseq_emmc",
|
.id = UCLASS_PWRSEQ,
|
.of_match = rockchip_dwmmc_pwrseq_ids,
|
.ops = &rockchip_dwmmc_pwrseq_ops,
|
};
|
#endif
|
