/*
|
* Copyright (C) 2017 DENX Software Engineering
|
* Lukasz Majewski, DENX Software Engineering, lukma@denx.de
|
*
|
* SPDX-License-Identifier: GPL-2.0+
|
*/
|
|
#include <common.h>
|
#include <spl.h>
|
#include <linux/libfdt.h>
|
#include <asm/io.h>
|
#include <asm/arch/clock.h>
|
#include <asm/arch/mx6-ddr.h>
|
#include <asm/arch/mx6-pins.h>
|
#include "asm/arch/crm_regs.h"
|
#include <asm/arch/sys_proto.h>
|
#include <asm/arch/imx-regs.h>
|
#include "asm/arch/iomux.h"
|
#include <asm/mach-imx/iomux-v3.h>
|
#include <environment.h>
|
#include <fsl_esdhc.h>
|
#include <netdev.h>
|
#include "common.h"
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
static const struct mx6dq_iomux_ddr_regs mx6_ddr_ioregs = {
|
.dram_sdclk_0 = 0x00000030,
|
.dram_sdclk_1 = 0x00000030,
|
.dram_cas = 0x00000030,
|
.dram_ras = 0x00000030,
|
.dram_reset = 0x00000030,
|
.dram_sdcke0 = 0x00003000,
|
.dram_sdcke1 = 0x00003000,
|
.dram_sdba2 = 0x00000000,
|
.dram_sdodt0 = 0x00000030,
|
.dram_sdodt1 = 0x00000030,
|
|
.dram_sdqs0 = 0x00000030,
|
.dram_sdqs1 = 0x00000030,
|
.dram_sdqs2 = 0x00000030,
|
.dram_sdqs3 = 0x00000030,
|
.dram_sdqs4 = 0x00000030,
|
.dram_sdqs5 = 0x00000030,
|
.dram_sdqs6 = 0x00000030,
|
.dram_sdqs7 = 0x00000030,
|
|
.dram_dqm0 = 0x00000030,
|
.dram_dqm1 = 0x00000030,
|
.dram_dqm2 = 0x00000030,
|
.dram_dqm3 = 0x00000030,
|
.dram_dqm4 = 0x00000030,
|
.dram_dqm5 = 0x00000030,
|
.dram_dqm6 = 0x00000030,
|
.dram_dqm7 = 0x00000030,
|
};
|
|
static const struct mx6dq_iomux_grp_regs mx6_grp_ioregs = {
|
.grp_ddr_type = 0x000c0000,
|
.grp_ddrmode_ctl = 0x00020000,
|
.grp_ddrpke = 0x00000000,
|
.grp_addds = 0x00000030,
|
.grp_ctlds = 0x00000030,
|
.grp_ddrmode = 0x00020000,
|
.grp_b0ds = 0x00000030,
|
.grp_b1ds = 0x00000030,
|
.grp_b2ds = 0x00000030,
|
.grp_b3ds = 0x00000030,
|
.grp_b4ds = 0x00000030,
|
.grp_b5ds = 0x00000030,
|
.grp_b6ds = 0x00000030,
|
.grp_b7ds = 0x00000030,
|
};
|
|
/* 4x128Mx16.cfg */
|
static const struct mx6_mmdc_calibration mx6_4x256mx16_mmdc_calib = {
|
.p0_mpwldectrl0 = 0x002D0028,
|
.p0_mpwldectrl1 = 0x0032002D,
|
.p1_mpwldectrl0 = 0x00210036,
|
.p1_mpwldectrl1 = 0x0019002E,
|
.p0_mpdgctrl0 = 0x4349035C,
|
.p0_mpdgctrl1 = 0x0348033D,
|
.p1_mpdgctrl0 = 0x43550362,
|
.p1_mpdgctrl1 = 0x03520316,
|
.p0_mprddlctl = 0x41393940,
|
.p1_mprddlctl = 0x3F3A3C47,
|
.p0_mpwrdlctl = 0x413A423A,
|
.p1_mpwrdlctl = 0x4042483E,
|
};
|
|
/* MT41K128M16JT-125 (2Gb density) */
|
static const struct mx6_ddr3_cfg mt41k128m16jt_125 = {
|
.mem_speed = 1600,
|
.density = 2,
|
.width = 16,
|
.banks = 8,
|
.rowaddr = 14,
|
.coladdr = 10,
|
.pagesz = 2,
|
.trcd = 1375,
|
.trcmin = 4875,
|
.trasmin = 3500,
|
};
|
|
static void ccgr_init(void)
|
{
|
struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
|
|
writel(0x00C03F3F, &ccm->CCGR0);
|
writel(0x0030FC3F, &ccm->CCGR1);
|
writel(0x0FFFCFC0, &ccm->CCGR2);
|
writel(0x3FF00000, &ccm->CCGR3);
|
writel(0x00FFF300, &ccm->CCGR4);
|
writel(0x0F0000C3, &ccm->CCGR5);
|
writel(0x000003FF, &ccm->CCGR6);
|
}
|
|
static void spl_dram_init(void)
|
{
|
struct mx6_ddr_sysinfo sysinfo = {
|
/* width of data bus:0=16,1=32,2=64 */
|
.dsize = 2,
|
/* config for full 4GB range so that get_mem_size() works */
|
.cs_density = 32, /* 32Gb per CS */
|
/* single chip select */
|
.ncs = 1,
|
.cs1_mirror = 0,
|
.rtt_wr = 1 /*DDR3_RTT_60_OHM*/, /* RTT_Wr = RZQ/4 */
|
.rtt_nom = 2 /*DDR3_RTT_120_OHM*/, /* RTT_Nom = RZQ/2 */
|
.walat = 1, /* Write additional latency */
|
.ralat = 5, /* Read additional latency */
|
.mif3_mode = 3, /* Command prediction working mode */
|
.bi_on = 1, /* Bank interleaving enabled */
|
.sde_to_rst = 0x10, /* 14 cycles, 200us (JEDEC default) */
|
.rst_to_cke = 0x23, /* 33 cycles, 500us (JEDEC default) */
|
.pd_fast_exit = 1, /* enable precharge power-down fast exit */
|
.ddr_type = DDR_TYPE_DDR3,
|
.refsel = 1, /* Refresh cycles at 32KHz */
|
.refr = 7, /* 8 refresh commands per refresh cycle */
|
};
|
|
mx6dq_dram_iocfg(64, &mx6_ddr_ioregs, &mx6_grp_ioregs);
|
mx6_dram_cfg(&sysinfo, &mx6_4x256mx16_mmdc_calib, &mt41k128m16jt_125);
|
}
|
|
#ifdef CONFIG_SPL_SPI_SUPPORT
|
static void displ5_init_ecspi(void)
|
{
|
displ5_set_iomux_ecspi_spl();
|
enable_spi_clk(1, 1);
|
}
|
#else
|
static inline void displ5_init_ecspi(void) { }
|
#endif
|
|
#ifdef CONFIG_SPL_MMC_SUPPORT
|
static struct fsl_esdhc_cfg usdhc_cfg = {
|
.esdhc_base = USDHC4_BASE_ADDR,
|
.max_bus_width = 8,
|
};
|
|
int board_mmc_init(bd_t *bd)
|
{
|
displ5_set_iomux_usdhc_spl();
|
|
usdhc_cfg.sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
|
gd->arch.sdhc_clk = usdhc_cfg.sdhc_clk;
|
|
return fsl_esdhc_initialize(bd, &usdhc_cfg);
|
}
|
#endif
|
|
void board_init_f(ulong dummy)
|
{
|
ccgr_init();
|
|
arch_cpu_init();
|
|
gpr_init();
|
|
/* setup GP timer */
|
timer_init();
|
|
displ5_set_iomux_uart_spl();
|
|
/* UART clocks enabled and gd valid - init serial console */
|
preloader_console_init();
|
|
displ5_init_ecspi();
|
|
/* DDR initialization */
|
spl_dram_init();
|
|
/* Clear the BSS. */
|
memset(__bss_start, 0, __bss_end - __bss_start);
|
|
/* load/boot image from boot device */
|
board_init_r(NULL, 0);
|
}
|
|
void board_boot_order(u32 *spl_boot_list)
|
{
|
/* Default boot sequence SPI -> MMC */
|
spl_boot_list[0] = spl_boot_device();
|
spl_boot_list[1] = BOOT_DEVICE_MMC1;
|
spl_boot_list[2] = BOOT_DEVICE_UART;
|
spl_boot_list[3] = BOOT_DEVICE_NONE;
|
|
#ifdef CONFIG_SPL_ENV_SUPPORT
|
/* 'fastboot' */
|
const char *s;
|
|
env_init();
|
env_load();
|
|
s = env_get("BOOT_FROM");
|
if (s && strcmp(s, "ACTIVE") == 0) {
|
spl_boot_list[0] = BOOT_DEVICE_MMC1;
|
spl_boot_list[1] = spl_boot_device();
|
}
|
#endif
|
}
|
|
void reset_cpu(ulong addr) {}
|
|
#ifdef CONFIG_SPL_LOAD_FIT
|
int board_fit_config_name_match(const char *name)
|
{
|
return 0;
|
}
|
#endif
|
|
#ifdef CONFIG_SPL_OS_BOOT
|
/* Return: 1 - boot to U-Boot. 0 - boot OS (falcon mode) */
|
int spl_start_uboot(void)
|
{
|
/* break into full u-boot on 'c' */
|
if (serial_tstc() && serial_getc() == 'c')
|
return 1;
|
|
#ifdef CONFIG_SPL_ENV_SUPPORT
|
if (env_get_yesno("boot_os") != 1)
|
return 1;
|
#endif
|
return 0;
|
}
|
#endif
|
