1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
| #!/usr/bin/env perl
| # Copyright 2017-2020 The OpenSSL Project Authors. All Rights Reserved.
| #
| # Licensed under the OpenSSL license (the "License"). You may not use
| # this file except in compliance with the License. You can obtain a copy
| # in the file LICENSE in the source distribution or at
| # https://www.openssl.org/source/license.html
| #
| # ====================================================================
| # Written by Andy Polyakov <appro@openssl.org> for the OpenSSL
| # project. The module is, however, dual licensed under OpenSSL and
| # CRYPTOGAMS licenses depending on where you obtain it. For further
| # details see http://www.openssl.org/~appro/cryptogams/.
| # ====================================================================
| #
| # Keccak-1600 for PowerISA 2.07.
| #
| # June 2017.
| #
| # This is straightforward KECCAK_1X_ALT SIMD implementation, but with
| # disjoint Rho and Pi. The module is ABI-bitness- and endian-neutral.
| # POWER8 processor spends 9.8 cycles to process byte out of large
| # buffer for r=1088, which matches SHA3-256. This is 17% better than
| # scalar PPC64 code. It probably should be noted that if POWER8's
| # successor can achieve higher scalar instruction issue rate, then
| # this module will loose... And it does on POWER9 with 12.0 vs. 9.4.
|
| $flavour = shift;
|
| if ($flavour =~ /64/) {
| $SIZE_T =8;
| $LRSAVE =2*$SIZE_T;
| $UCMP ="cmpld";
| $STU ="stdu";
| $POP ="ld";
| $PUSH ="std";
| } elsif ($flavour =~ /32/) {
| $SIZE_T =4;
| $LRSAVE =$SIZE_T;
| $STU ="stwu";
| $POP ="lwz";
| $PUSH ="stw";
| $UCMP ="cmplw";
| } else { die "nonsense $flavour"; }
|
| $0 =~ m/(.*[\/\\])[^\/\\]+$/; $dir=$1;
| ( $xlate="${dir}ppc-xlate.pl" and -f $xlate ) or
| ( $xlate="${dir}../../perlasm/ppc-xlate.pl" and -f $xlate) or
| die "can't locate ppc-xlate.pl";
|
| open STDOUT,"| $^X $xlate $flavour ".shift || die "can't call $xlate: $!";
|
| $FRAME=6*$SIZE_T+13*16; # 13*16 is for v20-v31 offload
|
| my $sp ="r1";
|
| my $iotas = "r12";
|
| ########################################################################
| # Register layout:
| #
| # v0 A[0][0] A[1][0]
| # v1 A[0][1] A[1][1]
| # v2 A[0][2] A[1][2]
| # v3 A[0][3] A[1][3]
| # v4 A[0][4] A[1][4]
| #
| # v5 A[2][0] A[3][0]
| # v6 A[2][1] A[3][1]
| # v7 A[2][2] A[3][2]
| # v8 A[2][3] A[3][3]
| # v9 A[2][4] A[3][4]
| #
| # v10 A[4][0] A[4][1]
| # v11 A[4][2] A[4][3]
| # v12 A[4][4] A[4][4]
| #
| # v13..25 rhotates[][]
| # v26..31 volatile
| #
| $code.=<<___;
| .machine "any"
| .text
|
| .type KeccakF1600_int,\@function
| .align 5
| KeccakF1600_int:
| li r0,24
| mtctr r0
| li r0,0
| b .Loop
|
| .align 4
| .Loop:
| ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; Theta
| vxor v26,v0, v5 ; A[0..1][0]^A[2..3][0]
| vxor v27,v1, v6 ; A[0..1][1]^A[2..3][1]
| vxor v28,v2, v7 ; A[0..1][2]^A[2..3][2]
| vxor v29,v3, v8 ; A[0..1][3]^A[2..3][3]
| vxor v30,v4, v9 ; A[0..1][4]^A[2..3][4]
| vpermdi v31,v26,v27,0b00 ; A[0][0..1]^A[2][0..1]
| vpermdi v26,v26,v27,0b11 ; A[1][0..1]^A[3][0..1]
| vpermdi v27,v28,v29,0b00 ; A[0][2..3]^A[2][2..3]
| vpermdi v28,v28,v29,0b11 ; A[1][2..3]^A[3][2..3]
| vpermdi v29,v30,v30,0b10 ; A[1..0][4]^A[3..2][4]
| vxor v26,v26,v31 ; C[0..1]
| vxor v27,v27,v28 ; C[2..3]
| vxor v28,v29,v30 ; C[4..4]
| vspltisb v31,1
| vxor v26,v26,v10 ; C[0..1] ^= A[4][0..1]
| vxor v27,v27,v11 ; C[2..3] ^= A[4][2..3]
| vxor v28,v28,v12 ; C[4..4] ^= A[4][4..4], low!
|
| vrld v29,v26,v31 ; ROL64(C[0..1],1)
| vrld v30,v27,v31 ; ROL64(C[2..3],1)
| vrld v31,v28,v31 ; ROL64(C[4..4],1)
| vpermdi v31,v31,v29,0b10
| vxor v26,v26,v30 ; C[0..1] ^= ROL64(C[2..3],1)
| vxor v27,v27,v31 ; C[2..3] ^= ROL64(C[4..0],1)
| vxor v28,v28,v29 ; C[4..4] ^= ROL64(C[0..1],1), low!
|
| vpermdi v29,v26,v26,0b00 ; C[0..0]
| vpermdi v30,v28,v26,0b10 ; C[4..0]
| vpermdi v31,v28,v28,0b11 ; C[4..4]
| vxor v1, v1, v29 ; A[0..1][1] ^= C[0..0]
| vxor v6, v6, v29 ; A[2..3][1] ^= C[0..0]
| vxor v10,v10,v30 ; A[4][0..1] ^= C[4..0]
| vxor v0, v0, v31 ; A[0..1][0] ^= C[4..4]
| vxor v5, v5, v31 ; A[2..3][0] ^= C[4..4]
|
| vpermdi v29,v27,v27,0b00 ; C[2..2]
| vpermdi v30,v26,v26,0b11 ; C[1..1]
| vpermdi v31,v26,v27,0b10 ; C[1..2]
| vxor v3, v3, v29 ; A[0..1][3] ^= C[2..2]
| vxor v8, v8, v29 ; A[2..3][3] ^= C[2..2]
| vxor v2, v2, v30 ; A[0..1][2] ^= C[1..1]
| vxor v7, v7, v30 ; A[2..3][2] ^= C[1..1]
| vxor v11,v11,v31 ; A[4][2..3] ^= C[1..2]
|
| vpermdi v29,v27,v27,0b11 ; C[3..3]
| vxor v4, v4, v29 ; A[0..1][4] ^= C[3..3]
| vxor v9, v9, v29 ; A[2..3][4] ^= C[3..3]
| vxor v12,v12,v29 ; A[4..4][4] ^= C[3..3]
|
| ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; Rho
| vrld v26,v0, v13 ; v0
| vrld v1, v1, v14
| vrld v27,v2, v15 ; v2
| vrld v28,v3, v16 ; v3
| vrld v4, v4, v17
| vrld v5, v5, v18
| vrld v6, v6, v19
| vrld v29,v7, v20 ; v7
| vrld v8, v8, v21
| vrld v9, v9, v22
| vrld v10,v10,v23
| vrld v30,v11,v24 ; v11
| vrld v12,v12,v25
|
| ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; Pi
| vpermdi v0, v26,v28,0b00 ; [0][0] [1][0] < [0][0] [0][3]
| vpermdi v2, v29,v5, 0b00 ; [0][2] [1][2] < [2][2] [2][0]
| vpermdi v11,v9, v5, 0b01 ; [4][2] [4][3] < [2][4] [3][0]
| vpermdi v5, v1, v4, 0b00 ; [2][0] [3][0] < [0][1] [0][4]
| vpermdi v1, v1, v4, 0b11 ; [0][1] [1][1] < [1][1] [1][4]
| vpermdi v3, v8, v6, 0b11 ; [0][3] [1][3] < [3][3] [3][1]
| vpermdi v4, v12,v30,0b10 ; [0][4] [1][4] < [4][4] [4][2]
| vpermdi v7, v8, v6, 0b00 ; [2][2] [3][2] < [2][3] [2][1]
| vpermdi v6, v27,v26,0b11 ; [2][1] [3][1] < [1][2] [1][0]
| vpermdi v8, v9, v29,0b11 ; [2][3] [3][3] < [3][4] [3][2]
| vpermdi v12,v10,v10,0b11 ; [4][4] [4][4] < [4][1] [4][1]
| vpermdi v9, v10,v30,0b01 ; [2][4] [3][4] < [4][0] [4][3]
| vpermdi v10,v27,v28,0b01 ; [4][0] [4][1] < [0][2] [1][3]
|
| ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; Chi + Iota
| lvx_u v31,$iotas,r0 ; iotas[index]
| addic r0,r0,16 ; index++
|
| vandc v26,v2, v1 ; (~A[0..1][1] & A[0..1][2])
| vandc v27,v3, v2 ; (~A[0..1][2] & A[0..1][3])
| vandc v28,v4, v3 ; (~A[0..1][3] & A[0..1][4])
| vandc v29,v0, v4 ; (~A[0..1][4] & A[0..1][0])
| vandc v30,v1, v0 ; (~A[0..1][0] & A[0..1][1])
| vxor v0, v0, v26 ; A[0..1][0] ^= (~A[0..1][1] & A[0..1][2])
| vxor v1, v1, v27 ; A[0..1][1] ^= (~A[0..1][2] & A[0..1][3])
| vxor v2, v2, v28 ; A[0..1][2] ^= (~A[0..1][3] & A[0..1][4])
| vxor v3, v3, v29 ; A[0..1][3] ^= (~A[0..1][4] & A[0..1][0])
| vxor v4, v4, v30 ; A[0..1][4] ^= (~A[0..1][0] & A[0..1][1])
|
| vandc v26,v7, v6 ; (~A[2..3][1] & A[2..3][2])
| vandc v27,v8, v7 ; (~A[2..3][2] & A[2..3][3])
| vandc v28,v9, v8 ; (~A[2..3][3] & A[2..3][4])
| vandc v29,v5, v9 ; (~A[2..3][4] & A[2..3][0])
| vandc v30,v6, v5 ; (~A[2..3][0] & A[2..3][1])
| vxor v5, v5, v26 ; A[2..3][0] ^= (~A[2..3][1] & A[2..3][2])
| vxor v6, v6, v27 ; A[2..3][1] ^= (~A[2..3][2] & A[2..3][3])
| vxor v7, v7, v28 ; A[2..3][2] ^= (~A[2..3][3] & A[2..3][4])
| vxor v8, v8, v29 ; A[2..3][3] ^= (~A[2..3][4] & A[2..3][0])
| vxor v9, v9, v30 ; A[2..3][4] ^= (~A[2..3][0] & A[2..3][1])
|
| vxor v0, v0, v31 ; A[0][0] ^= iotas[index++]
|
| vpermdi v26,v10,v11,0b10 ; A[4][1..2]
| vpermdi v27,v12,v10,0b00 ; A[4][4..0]
| vpermdi v28,v11,v12,0b10 ; A[4][3..4]
| vpermdi v29,v10,v10,0b10 ; A[4][1..0]
| vandc v26,v11,v26 ; (~A[4][1..2] & A[4][2..3])
| vandc v27,v27,v28 ; (~A[4][3..4] & A[4][4..0])
| vandc v28,v10,v29 ; (~A[4][1..0] & A[4][0..1])
| vxor v10,v10,v26 ; A[4][0..1] ^= (~A[4][1..2] & A[4][2..3])
| vxor v11,v11,v27 ; A[4][2..3] ^= (~A[4][3..4] & A[4][4..0])
| vxor v12,v12,v28 ; A[4][4..4] ^= (~A[4][0..1] & A[4][1..0])
|
| bdnz .Loop
|
| vpermdi v12,v12,v12,0b11 ; broadcast A[4][4]
| blr
| .long 0
| .byte 0,12,0x14,0,0,0,0,0
| .size KeccakF1600_int,.-KeccakF1600_int
|
| .type KeccakF1600,\@function
| .align 5
| KeccakF1600:
| $STU $sp,-$FRAME($sp)
| li r10,`15+6*$SIZE_T`
| li r11,`31+6*$SIZE_T`
| mflr r8
| mfspr r7, 256 ; save vrsave
| stvx v20,r10,$sp
| addi r10,r10,32
| stvx v21,r11,$sp
| addi r11,r11,32
| stvx v22,r10,$sp
| addi r10,r10,32
| stvx v23,r11,$sp
| addi r11,r11,32
| stvx v24,r10,$sp
| addi r10,r10,32
| stvx v25,r11,$sp
| addi r11,r11,32
| stvx v26,r10,$sp
| addi r10,r10,32
| stvx v27,r11,$sp
| addi r11,r11,32
| stvx v28,r10,$sp
| addi r10,r10,32
| stvx v29,r11,$sp
| addi r11,r11,32
| stvx v30,r10,$sp
| stvx v31,r11,$sp
| stw r7,`$FRAME-4`($sp) ; save vrsave
| li r0, -1
| $PUSH r8,`$FRAME+$LRSAVE`($sp)
| mtspr 256, r0 ; preserve all AltiVec registers
|
| li r11,16
| lvx_4w v0,0,r3 ; load A[5][5]
| li r10,32
| lvx_4w v1,r11,r3
| addi r11,r11,32
| lvx_4w v2,r10,r3
| addi r10,r10,32
| lvx_4w v3,r11,r3
| addi r11,r11,32
| lvx_4w v4,r10,r3
| addi r10,r10,32
| lvx_4w v5,r11,r3
| addi r11,r11,32
| lvx_4w v6,r10,r3
| addi r10,r10,32
| lvx_4w v7,r11,r3
| addi r11,r11,32
| lvx_4w v8,r10,r3
| addi r10,r10,32
| lvx_4w v9,r11,r3
| addi r11,r11,32
| lvx_4w v10,r10,r3
| addi r10,r10,32
| lvx_4w v11,r11,r3
| lvx_splt v12,r10,r3
|
| bl PICmeup
|
| li r11,16
| lvx_u v13,0,r12 ; load rhotates
| li r10,32
| lvx_u v14,r11,r12
| addi r11,r11,32
| lvx_u v15,r10,r12
| addi r10,r10,32
| lvx_u v16,r11,r12
| addi r11,r11,32
| lvx_u v17,r10,r12
| addi r10,r10,32
| lvx_u v18,r11,r12
| addi r11,r11,32
| lvx_u v19,r10,r12
| addi r10,r10,32
| lvx_u v20,r11,r12
| addi r11,r11,32
| lvx_u v21,r10,r12
| addi r10,r10,32
| lvx_u v22,r11,r12
| addi r11,r11,32
| lvx_u v23,r10,r12
| addi r10,r10,32
| lvx_u v24,r11,r12
| lvx_u v25,r10,r12
| addi r12,r12,`16*16` ; points at iotas
|
| bl KeccakF1600_int
|
| li r11,16
| stvx_4w v0,0,r3 ; return A[5][5]
| li r10,32
| stvx_4w v1,r11,r3
| addi r11,r11,32
| stvx_4w v2,r10,r3
| addi r10,r10,32
| stvx_4w v3,r11,r3
| addi r11,r11,32
| stvx_4w v4,r10,r3
| addi r10,r10,32
| stvx_4w v5,r11,r3
| addi r11,r11,32
| stvx_4w v6,r10,r3
| addi r10,r10,32
| stvx_4w v7,r11,r3
| addi r11,r11,32
| stvx_4w v8,r10,r3
| addi r10,r10,32
| stvx_4w v9,r11,r3
| addi r11,r11,32
| stvx_4w v10,r10,r3
| addi r10,r10,32
| stvx_4w v11,r11,r3
| stvdx_u v12,r10,r3
|
| li r10,`15+6*$SIZE_T`
| li r11,`31+6*$SIZE_T`
| mtlr r8
| mtspr 256, r7 ; restore vrsave
| lvx v20,r10,$sp
| addi r10,r10,32
| lvx v21,r11,$sp
| addi r11,r11,32
| lvx v22,r10,$sp
| addi r10,r10,32
| lvx v23,r11,$sp
| addi r11,r11,32
| lvx v24,r10,$sp
| addi r10,r10,32
| lvx v25,r11,$sp
| addi r11,r11,32
| lvx v26,r10,$sp
| addi r10,r10,32
| lvx v27,r11,$sp
| addi r11,r11,32
| lvx v28,r10,$sp
| addi r10,r10,32
| lvx v29,r11,$sp
| addi r11,r11,32
| lvx v30,r10,$sp
| lvx v31,r11,$sp
| addi $sp,$sp,$FRAME
| blr
| .long 0
| .byte 0,12,0x04,1,0x80,0,1,0
| .long 0
| .size KeccakF1600,.-KeccakF1600
| ___
| {
| my ($A_jagged,$inp,$len,$bsz) = map("r$_",(3..6));
|
| $code.=<<___;
| .globl SHA3_absorb
| .type SHA3_absorb,\@function
| .align 5
| SHA3_absorb:
| $STU $sp,-$FRAME($sp)
| li r10,`15+6*$SIZE_T`
| li r11,`31+6*$SIZE_T`
| mflr r8
| mfspr r7, 256 ; save vrsave
| stvx v20,r10,$sp
| addi r10,r10,32
| stvx v21,r11,$sp
| addi r11,r11,32
| stvx v22,r10,$sp
| addi r10,r10,32
| stvx v23,r11,$sp
| addi r11,r11,32
| stvx v24,r10,$sp
| addi r10,r10,32
| stvx v25,r11,$sp
| addi r11,r11,32
| stvx v26,r10,$sp
| addi r10,r10,32
| stvx v27,r11,$sp
| addi r11,r11,32
| stvx v28,r10,$sp
| addi r10,r10,32
| stvx v29,r11,$sp
| addi r11,r11,32
| stvx v30,r10,$sp
| stvx v31,r11,$sp
| stw r7,`$FRAME-4`($sp) ; save vrsave
| li r0, -1
| $PUSH r8,`$FRAME+$LRSAVE`($sp)
| mtspr 256, r0 ; preserve all AltiVec registers
|
| li r11,16
| lvx_4w v0,0,$A_jagged ; load A[5][5]
| li r10,32
| lvx_4w v1,r11,$A_jagged
| addi r11,r11,32
| lvx_4w v2,r10,$A_jagged
| addi r10,r10,32
| lvx_4w v3,r11,$A_jagged
| addi r11,r11,32
| lvx_4w v4,r10,$A_jagged
| addi r10,r10,32
| lvx_4w v5,r11,$A_jagged
| addi r11,r11,32
| lvx_4w v6,r10,$A_jagged
| addi r10,r10,32
| lvx_4w v7,r11,$A_jagged
| addi r11,r11,32
| lvx_4w v8,r10,$A_jagged
| addi r10,r10,32
| lvx_4w v9,r11,$A_jagged
| addi r11,r11,32
| lvx_4w v10,r10,$A_jagged
| addi r10,r10,32
| lvx_4w v11,r11,$A_jagged
| lvx_splt v12,r10,$A_jagged
|
| bl PICmeup
|
| li r11,16
| lvx_u v13,0,r12 ; load rhotates
| li r10,32
| lvx_u v14,r11,r12
| addi r11,r11,32
| lvx_u v15,r10,r12
| addi r10,r10,32
| lvx_u v16,r11,r12
| addi r11,r11,32
| lvx_u v17,r10,r12
| addi r10,r10,32
| lvx_u v18,r11,r12
| addi r11,r11,32
| lvx_u v19,r10,r12
| addi r10,r10,32
| lvx_u v20,r11,r12
| addi r11,r11,32
| lvx_u v21,r10,r12
| addi r10,r10,32
| lvx_u v22,r11,r12
| addi r11,r11,32
| lvx_u v23,r10,r12
| addi r10,r10,32
| lvx_u v24,r11,r12
| lvx_u v25,r10,r12
| li r10,-32
| li r11,-16
| addi r12,r12,`16*16` ; points at iotas
| b .Loop_absorb
|
| .align 4
| .Loop_absorb:
| $UCMP $len,$bsz ; len < bsz?
| blt .Labsorbed
|
| sub $len,$len,$bsz ; len -= bsz
| srwi r0,$bsz,3
| mtctr r0
|
| lvx_u v30,r10,r12 ; permutation masks
| lvx_u v31,r11,r12
| ?vspltisb v27,7 ; prepare masks for byte swap
| ?vxor v30,v30,v27 ; on big-endian
| ?vxor v31,v31,v27
|
| vxor v27,v27,v27 ; zero
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v30
| vxor v0, v0, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v30
| vxor v1, v1, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v30
| vxor v2, v2, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v30
| vxor v3, v3, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v30
| vxor v4, v4, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v31
| vxor v0, v0, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v31
| vxor v1, v1, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v31
| vxor v2, v2, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v31
| vxor v3, v3, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v31
| vxor v4, v4, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v30
| vxor v5, v5, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v30
| vxor v6, v6, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v30
| vxor v7, v7, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v30
| vxor v8, v8, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v30
| vxor v9, v9, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v31
| vxor v5, v5, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v31
| vxor v6, v6, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v31
| vxor v7, v7, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v31
| vxor v8, v8, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v31
| vxor v9, v9, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v30
| vxor v10, v10, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v31
| vxor v10, v10, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v30
| vxor v11, v11, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v31
| vxor v11, v11, v26
| bdz .Lprocess_block
| lvdx_u v26,0,$inp
| addi $inp,$inp,8
| vperm v26,v26,v27,v31
| vxor v12, v12, v26
|
| .Lprocess_block:
| bl KeccakF1600_int
|
| b .Loop_absorb
|
| .align 4
| .Labsorbed:
| li r11,16
| stvx_4w v0,0,$A_jagged ; return A[5][5]
| li r10,32
| stvx_4w v1,r11,$A_jagged
| addi r11,r11,32
| stvx_4w v2,r10,$A_jagged
| addi r10,r10,32
| stvx_4w v3,r11,$A_jagged
| addi r11,r11,32
| stvx_4w v4,r10,$A_jagged
| addi r10,r10,32
| stvx_4w v5,r11,$A_jagged
| addi r11,r11,32
| stvx_4w v6,r10,$A_jagged
| addi r10,r10,32
| stvx_4w v7,r11,$A_jagged
| addi r11,r11,32
| stvx_4w v8,r10,$A_jagged
| addi r10,r10,32
| stvx_4w v9,r11,$A_jagged
| addi r11,r11,32
| stvx_4w v10,r10,$A_jagged
| addi r10,r10,32
| stvx_4w v11,r11,$A_jagged
| stvdx_u v12,r10,$A_jagged
|
| mr r3,$len ; return value
| li r10,`15+6*$SIZE_T`
| li r11,`31+6*$SIZE_T`
| mtlr r8
| mtspr 256, r7 ; restore vrsave
| lvx v20,r10,$sp
| addi r10,r10,32
| lvx v21,r11,$sp
| addi r11,r11,32
| lvx v22,r10,$sp
| addi r10,r10,32
| lvx v23,r11,$sp
| addi r11,r11,32
| lvx v24,r10,$sp
| addi r10,r10,32
| lvx v25,r11,$sp
| addi r11,r11,32
| lvx v26,r10,$sp
| addi r10,r10,32
| lvx v27,r11,$sp
| addi r11,r11,32
| lvx v28,r10,$sp
| addi r10,r10,32
| lvx v29,r11,$sp
| addi r11,r11,32
| lvx v30,r10,$sp
| lvx v31,r11,$sp
| addi $sp,$sp,$FRAME
| blr
| .long 0
| .byte 0,12,0x04,1,0x80,0,4,0
| .long 0
| .size SHA3_absorb,.-SHA3_absorb
| ___
| }
| {
| my ($A_jagged,$out,$len,$bsz) = map("r$_",(3..6));
|
| $code.=<<___;
| .globl SHA3_squeeze
| .type SHA3_squeeze,\@function
| .align 5
| SHA3_squeeze:
| mflr r9 ; r9 is not touched by KeccakF1600
| subi $out,$out,1 ; prepare for stbu
| addi r8,$A_jagged,4 ; prepare volatiles
| mr r10,$bsz
| li r11,0
| b .Loop_squeeze
| .align 4
| .Loop_squeeze:
| lwzx r7,r11,r8 ; lo
| lwzx r0,r11,$A_jagged ; hi
| ${UCMP}i $len,8
| blt .Lsqueeze_tail
|
| stbu r7,1($out) ; write lo
| srwi r7,r7,8
| stbu r7,1($out)
| srwi r7,r7,8
| stbu r7,1($out)
| srwi r7,r7,8
| stbu r7,1($out)
| stbu r0,1($out) ; write hi
| srwi r0,r0,8
| stbu r0,1($out)
| srwi r0,r0,8
| stbu r0,1($out)
| srwi r0,r0,8
| stbu r0,1($out)
|
| subic. $len,$len,8
| beqlr ; return if done
|
| subic. r10,r10,8
| ble .Loutput_expand
|
| addi r11,r11,16 ; calculate jagged index
| cmplwi r11,`16*5`
| blt .Loop_squeeze
| subi r11,r11,72
| beq .Loop_squeeze
| addi r11,r11,72
| cmplwi r11,`16*5+8`
| subi r11,r11,8
| beq .Loop_squeeze
| addi r11,r11,8
| cmplwi r11,`16*10`
| subi r11,r11,72
| beq .Loop_squeeze
| addi r11,r11,72
| blt .Loop_squeeze
| subi r11,r11,8
| b .Loop_squeeze
|
| .align 4
| .Loutput_expand:
| bl KeccakF1600
| mtlr r9
|
| addi r8,$A_jagged,4 ; restore volatiles
| mr r10,$bsz
| li r11,0
| b .Loop_squeeze
|
| .align 4
| .Lsqueeze_tail:
| mtctr $len
| subic. $len,$len,4
| ble .Loop_tail_lo
| li r8,4
| mtctr r8
| .Loop_tail_lo:
| stbu r7,1($out)
| srdi r7,r7,8
| bdnz .Loop_tail_lo
| ble .Lsqueeze_done
| mtctr $len
| .Loop_tail_hi:
| stbu r0,1($out)
| srdi r0,r0,8
| bdnz .Loop_tail_hi
|
| .Lsqueeze_done:
| blr
| .long 0
| .byte 0,12,0x14,0,0,0,4,0
| .long 0
| .size SHA3_squeeze,.-SHA3_squeeze
| ___
| }
| $code.=<<___;
| .align 6
| PICmeup:
| mflr r0
| bcl 20,31,\$+4
| mflr r12 ; vvvvvv "distance" between . and 1st data entry
| addi r12,r12,`64-8`
| mtlr r0
| blr
| .long 0
| .byte 0,12,0x14,0,0,0,0,0
| .space `64-9*4`
| .type rhotates,\@object
| .align 6
| rhotates:
| .quad 0, 36
| .quad 1, 44
| .quad 62, 6
| .quad 28, 55
| .quad 27, 20
| .quad 3, 41
| .quad 10, 45
| .quad 43, 15
| .quad 25, 21
| .quad 39, 8
| .quad 18, 2
| .quad 61, 56
| .quad 14, 14
| .size rhotates,.-rhotates
| .quad 0,0
| .quad 0x0001020304050607,0x1011121314151617
| .quad 0x1011121314151617,0x0001020304050607
| .type iotas,\@object
| iotas:
| .quad 0x0000000000000001,0
| .quad 0x0000000000008082,0
| .quad 0x800000000000808a,0
| .quad 0x8000000080008000,0
| .quad 0x000000000000808b,0
| .quad 0x0000000080000001,0
| .quad 0x8000000080008081,0
| .quad 0x8000000000008009,0
| .quad 0x000000000000008a,0
| .quad 0x0000000000000088,0
| .quad 0x0000000080008009,0
| .quad 0x000000008000000a,0
| .quad 0x000000008000808b,0
| .quad 0x800000000000008b,0
| .quad 0x8000000000008089,0
| .quad 0x8000000000008003,0
| .quad 0x8000000000008002,0
| .quad 0x8000000000000080,0
| .quad 0x000000000000800a,0
| .quad 0x800000008000000a,0
| .quad 0x8000000080008081,0
| .quad 0x8000000000008080,0
| .quad 0x0000000080000001,0
| .quad 0x8000000080008008,0
| .size iotas,.-iotas
| .asciz "Keccak-1600 absorb and squeeze for PowerISA 2.07, CRYPTOGAMS by <appro\@openssl.org>"
| ___
|
| foreach (split("\n",$code)) {
| s/\`([^\`]*)\`/eval $1/ge;
|
| if ($flavour =~ /le$/) { # little-endian
| s/\?([a-z]+)/;$1/;
| } else { # big-endian
| s/\?([a-z]+)/$1/;
| }
|
| print $_,"\n";
| }
|
| close STDOUT or die "error closing STDOUT: $!";
|
|
