hc
2024-07-16 5fbd6e2385615a225453562361c4bdab3b15fda1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
#
# (C) Copyright 2000-2003
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
#
# Copyright (C) 2012-2017 Altera Corporation <www.altera.com>
#
# SPDX-License-Identifier:    GPL-2.0+
#
 
obj-y    += board.o
obj-y    += clock_manager.o
obj-y    += misc.o
obj-y    += reset_manager.o
obj-y    += timer.o
 
ifdef CONFIG_TARGET_SOCFPGA_GEN5
obj-y    += clock_manager_gen5.o
obj-y    += misc_gen5.o
obj-y    += reset_manager_gen5.o
obj-y    += scan_manager.o
obj-y    += system_manager_gen5.o
obj-y    += wrap_pll_config.o
obj-y    += fpga_manager.o
endif
 
ifdef CONFIG_TARGET_SOCFPGA_ARRIA10
obj-y    += clock_manager_arria10.o
obj-y    += misc_arria10.o
obj-y    += pinmux_arria10.o
obj-y    += reset_manager_arria10.o
endif
 
ifdef CONFIG_SPL_BUILD
obj-y    += spl.o
ifdef CONFIG_TARGET_SOCFPGA_GEN5
obj-y    += freeze_controller.o
obj-y    += wrap_iocsr_config.o
obj-y    += wrap_pinmux_config.o
obj-y    += wrap_sdram_config.o
endif
endif
 
ifdef CONFIG_TARGET_SOCFPGA_GEN5
# QTS-generated config file wrappers
CFLAGS_wrap_iocsr_config.o    += -I$(srctree)/board/$(BOARDDIR)
CFLAGS_wrap_pinmux_config.o    += -I$(srctree)/board/$(BOARDDIR)
CFLAGS_wrap_pll_config.o    += -I$(srctree)/board/$(BOARDDIR)
CFLAGS_wrap_sdram_config.o    += -I$(srctree)/board/$(BOARDDIR)
endif