/*******************************************************************************
|
|
Intel PRO/1000 Linux driver
|
Copyright(c) 1999 - 2008 Intel Corporation.
|
|
This program is free software; you can redistribute it and/or modify it
|
under the terms and conditions of the GNU General Public License,
|
version 2, as published by the Free Software Foundation.
|
|
This program is distributed in the hope it will be useful, but WITHOUT
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
more details.
|
|
You should have received a copy of the GNU General Public License along with
|
this program; if not, write to the Free Software Foundation, Inc.,
|
51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
|
|
The full GNU General Public License is included in this distribution in
|
the file called "COPYING".
|
|
Contact Information:
|
Linux NICS <linux.nics@intel.com>
|
e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
|
Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
|
|
*******************************************************************************/
|
|
#ifndef _E1000_ICH8LAN_H_
|
#define _E1000_ICH8LAN_H_
|
|
#define ICH_FLASH_GFPREG 0x0000
|
#define ICH_FLASH_HSFSTS 0x0004
|
#define ICH_FLASH_HSFCTL 0x0006
|
#define ICH_FLASH_FADDR 0x0008
|
#define ICH_FLASH_FDATA0 0x0010
|
|
#define ICH_FLASH_READ_COMMAND_TIMEOUT 500
|
#define ICH_FLASH_WRITE_COMMAND_TIMEOUT 500
|
#define ICH_FLASH_ERASE_COMMAND_TIMEOUT 3000000
|
#define ICH_FLASH_LINEAR_ADDR_MASK 0x00FFFFFF
|
#define ICH_FLASH_CYCLE_REPEAT_COUNT 10
|
|
#define ICH_CYCLE_READ 0
|
#define ICH_CYCLE_WRITE 2
|
#define ICH_CYCLE_ERASE 3
|
|
#define FLASH_GFPREG_BASE_MASK 0x1FFF
|
#define FLASH_SECTOR_ADDR_SHIFT 12
|
|
#define E1000_SHADOW_RAM_WORDS 2048
|
|
#define ICH_FLASH_SEG_SIZE_256 256
|
#define ICH_FLASH_SEG_SIZE_4K 4096
|
#define ICH_FLASH_SEG_SIZE_8K 8192
|
#define ICH_FLASH_SEG_SIZE_64K 65536
|
#define ICH_FLASH_SECTOR_SIZE 4096
|
|
#define ICH_FLASH_REG_MAPSIZE 0x00A0
|
|
#define E1000_ICH_FWSM_RSPCIPHY 0x00000040 /* Reset PHY on PCI Reset */
|
#define E1000_ICH_FWSM_DISSW 0x10000000 /* FW Disables SW Writes */
|
/* FW established a valid mode */
|
#define E1000_ICH_FWSM_FW_VALID 0x00008000
|
|
#define E1000_ICH_MNG_IAMT_MODE 0x2
|
|
#define ID_LED_DEFAULT_ICH8LAN ((ID_LED_DEF1_DEF2 << 12) | \
|
(ID_LED_DEF1_OFF2 << 8) | \
|
(ID_LED_DEF1_ON2 << 4) | \
|
(ID_LED_DEF1_DEF2))
|
|
#define E1000_ICH_NVM_SIG_WORD 0x13
|
#define E1000_ICH_NVM_SIG_MASK 0xC000
|
|
#define E1000_ICH8_LAN_INIT_TIMEOUT 1500
|
|
#define E1000_FEXTNVM_SW_CONFIG 1
|
#define E1000_FEXTNVM_SW_CONFIG_ICH8M (1 << 27) /* Bit redefined for ICH8M */
|
|
#define PCIE_ICH8_SNOOP_ALL PCIE_NO_SNOOP_ALL
|
|
#define E1000_ICH_RAR_ENTRIES 7
|
|
#define PHY_PAGE_SHIFT 5
|
#define PHY_REG(page, reg) (((page) << PHY_PAGE_SHIFT) | \
|
((reg) & MAX_PHY_REG_ADDRESS))
|
#define IGP3_KMRN_DIAG PHY_REG(770, 19) /* KMRN Diagnostic */
|
#define IGP3_VR_CTRL PHY_REG(776, 18) /* Voltage Regulator Control */
|
#define IGP3_CAPABILITY PHY_REG(776, 19) /* Capability */
|
#define IGP3_PM_CTRL PHY_REG(769, 20) /* Power Management Control */
|
|
#define IGP3_KMRN_DIAG_PCS_LOCK_LOSS 0x0002
|
#define IGP3_VR_CTRL_DEV_POWERDOWN_MODE_MASK 0x0300
|
#define IGP3_VR_CTRL_MODE_SHUTDOWN 0x0200
|
#define IGP3_PM_CTRL_FORCE_PWR_DOWN 0x0020
|
|
/*
|
* Additional interrupts need to be handled for ICH family:
|
* DSW = The FW changed the status of the DISSW bit in FWSM
|
* PHYINT = The LAN connected device generates an interrupt
|
* EPRST = Manageability reset event
|
*/
|
#define IMS_ICH_ENABLE_MASK (\
|
E1000_IMS_DSW | \
|
E1000_IMS_PHYINT | \
|
E1000_IMS_EPRST)
|
|
|
#endif
|
