1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
| /* SPDX-License-Identifier: GPL-2.0 */
|
| /* Copyright (c) 2022 Rockchip Electronics Co., Ltd. */
|
| #ifndef _ASPM_EXT_H
| #define _ASPM_EXT_H
|
| #if IS_REACHABLE(CONFIG_PCIEASPM_EXT)
| bool pcie_aspm_ext_is_rc_ep_l1ss_capable(struct pci_dev *child, struct pci_dev *parent);
| void pcie_aspm_ext_l1ss_enable(struct pci_dev *child, struct pci_dev *parent, bool enable);
| #else
| static inline bool pcie_aspm_ext_is_rc_ep_l1ss_capable(struct pci_dev *child, struct pci_dev *parent) { return false; }
| static inline void pcie_aspm_ext_l1ss_enable(struct pci_dev *child, struct pci_dev *parent, bool enable) {}
| #endif
|
| #endif
|
|
