1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
| /**@file
|
| Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
| SPDX-License-Identifier: BSD-2-Clause-Patent
|
| **/
|
| //
| // Define SA NVS Area operatino region.
| //
|
|
|
| OperationRegion(SANV,SystemMemory, 0xFFFF0000,0xAA55)
| Field(SANV,AnyAcc,Lock,Preserve)
| {
| Offset(0), ASLB, 32, // Offset(0), IGD OpRegion base address
| Offset(4), IMON, 8, // Offset(4), IMON Current Value
| Offset(5), IGDS, 8, // Offset(5), IGD State (Primary Display = 1)
| Offset(6), IBTT, 8, // Offset(6), IGD Boot Display Device
| Offset(7), IPAT, 8, // Offset(7), IGD Panel Type CMOS option
| Offset(8), IPSC, 8, // Offset(8), IGD Panel Scaling
| Offset(9), IBIA, 8, // Offset(9), IGD BIA Configuration
| Offset(10), ISSC, 8, // Offset(10), IGD SSC Configuration
| Offset(11), IDMS, 8, // Offset(11), IGD DVMT Memory Size
| Offset(12), IF1E, 8, // Offset(12), IGD Function 1 Enable
| Offset(13), HVCO, 8, // Offset(13), HPLL VCO
| Offset(14), GSMI, 8, // Offset(14), GMCH SMI/SCI mode (0=SCI)
| Offset(15), PAVP, 8, // Offset(15), IGD PAVP data
| Offset(16), CADL, 8, // Offset(16), Current Attached Device List
| Offset(17), CSTE, 16, // Offset(17), Current Display State
| Offset(19), NSTE, 16, // Offset(19), Next Display State
| Offset(21), NDID, 8, // Offset(21), Number of Valid Device IDs
| Offset(22), DID1, 32, // Offset(22), Device ID 1
| Offset(26), DID2, 32, // Offset(26), Device ID 2
| Offset(30), DID3, 32, // Offset(30), Device ID 3
| Offset(34), DID4, 32, // Offset(34), Device ID 4
| Offset(38), DID5, 32, // Offset(38), Device ID 5
| Offset(42), DID6, 32, // Offset(42), Device ID 6
| Offset(46), DID7, 32, // Offset(46), Device ID 7
| Offset(50), DID8, 32, // Offset(50), Device ID 8
| Offset(54), DID9, 32, // Offset(54), Device ID 9
| Offset(58), DIDA, 32, // Offset(58), Device ID 10
| Offset(62), DIDB, 32, // Offset(62), Device ID 11
| Offset(66), DIDC, 32, // Offset(66), Device ID 12
| Offset(70), DIDD, 32, // Offset(70), Device ID 13
| Offset(74), DIDE, 32, // Offset(74), Device ID 14
| Offset(78), DIDF, 32, // Offset(78), Device ID 15
| Offset(82), DIDX, 32, // Offset(82), Device ID for eDP device
| Offset(86), NXD1, 32, // Offset(86), Next state DID1 for _DGS
| Offset(90), NXD2, 32, // Offset(90), Next state DID2 for _DGS
| Offset(94), NXD3, 32, // Offset(94), Next state DID3 for _DGS
| Offset(98), NXD4, 32, // Offset(98), Next state DID4 for _DGS
| Offset(102), NXD5, 32, // Offset(102), Next state DID5 for _DGS
| Offset(106), NXD6, 32, // Offset(106), Next state DID6 for _DGS
| Offset(110), NXD7, 32, // Offset(110), Next state DID7 for _DGS
| Offset(114), NXD8, 32, // Offset(114), Next state DID8 for _DGS
| Offset(118), NXDX, 32, // Offset(118), Next state DID for eDP
| Offset(122), LIDS, 8, // Offset(122), Lid State (Lid Open = 1)
| Offset(123), KSV0, 32, // Offset(123), First four bytes of AKSV (manufacturing mode)
| Offset(127), KSV1, 8, // Offset(127), Fifth byte of AKSV (manufacturing mode)
| Offset(128), BRTL, 8, // Offset(128), Brightness Level Percentage
| Offset(129), ALSE, 8, // Offset(129), Ambient Light Sensor Enable
| Offset(130), ALAF, 8, // Offset(130), Ambient Light Adjusment Factor
| Offset(131), LLOW, 8, // Offset(131), LUX Low Value
| Offset(132), LHIH, 8, // Offset(132), LUX High Value
| Offset(133), ALFP, 8, // Offset(133), Active LFP
| Offset(134), IMTP, 8, // Offset(134), IMGU ACPI device type
| Offset(135), EDPV, 8, // Offset(135), Check for eDP display device
| Offset(136), SGMD, 8, // Offset(136), SG Mode (0=Disabled, 1=SG Muxed, 2=SG Muxless, 3=DGPU Only)
| Offset(137), SGFL, 8, // Offset(137), SG Feature List
| Offset(138), SGGP, 8, // Offset(138), PCIe0 GPIO Support (0=Disabled, 1=PCH Based, 2=I2C Based)
| Offset(139), HRE0, 8, // Offset(139), PCIe0 HLD RST IO Expander Number
| Offset(140), HRG0, 32, // Offset(140), PCIe0 HLD RST GPIO Number
| Offset(144), HRA0, 8, // Offset(144), PCIe0 HLD RST GPIO Active Information
| Offset(145), PWE0, 8, // Offset(145), PCIe0 PWR Enable IO Expander Number
| Offset(146), PWG0, 32, // Offset(146), PCIe0 PWR Enable GPIO Number
| Offset(150), PWA0, 8, // Offset(150), PCIe0 PWR Enable GPIO Active Information
| Offset(151), P1GP, 8, // Offset(151), PCIe1 GPIO Support (0=Disabled, 1=PCH Based, 2=I2C Based)
| Offset(152), HRE1, 8, // Offset(152), PCIe1 HLD RST IO Expander Number
| Offset(153), HRG1, 32, // Offset(153), PCIe1 HLD RST GPIO Number
| Offset(157), HRA1, 8, // Offset(157), PCIe1 HLD RST GPIO Active Information
| Offset(158), PWE1, 8, // Offset(158), PCIe1 PWR Enable IO Expander Number
| Offset(159), PWG1, 32, // Offset(159), PCIe1 PWR Enable GPIO Number
| Offset(163), PWA1, 8, // Offset(163), PCIe1 PWR Enable GPIO Active Information
| Offset(164), P2GP, 8, // Offset(164), PCIe2 GPIO Support (0=Disabled, 1=PCH Based, 2=I2C Based)
| Offset(165), HRE2, 8, // Offset(165), PCIe2 HLD RST IO Expander Number
| Offset(166), HRG2, 32, // Offset(166), PCIe2 HLD RST GPIO Number
| Offset(170), HRA2, 8, // Offset(170), PCIe2 HLD RST GPIO Active Information
| Offset(171), PWE2, 8, // Offset(171), PCIe2 PWR Enable IO Expander Number
| Offset(172), PWG2, 32, // Offset(172), PCIe2 PWR Enable GPIO Number
| Offset(176), PWA2, 8, // Offset(176), PCIe2 PWR Enable GPIO Active Information
| Offset(177), DLPW, 16, // Offset(177), Delay after power enable for PCIe
| Offset(179), DLHR, 16, // Offset(179), Delay after Hold Reset for PCIe
| Offset(181), EECP, 8, // Offset(181), PCIe0 Endpoint Capability Structure Offset
| Offset(182), XBAS, 32, // Offset(182), Any Device's PCIe Config Space Base Address
| Offset(186), GBAS, 16, // Offset(186), GPIO Base Address
| Offset(188), NVGA, 32, // Offset(188), NVIG opregion address
| Offset(192), NVHA, 32, // Offset(192), NVHM opregion address
| Offset(196), AMDA, 32, // Offset(196), AMDA opregion address
| Offset(200), LTRX, 8, // Offset(200), Latency Tolerance Reporting Enable
| Offset(201), OBFX, 8, // Offset(201), Optimized Buffer Flush and Fill
| Offset(202), LTRY, 8, // Offset(202), Latency Tolerance Reporting Enable
| Offset(203), OBFY, 8, // Offset(203), Optimized Buffer Flush and Fill
| Offset(204), LTRZ, 8, // Offset(204), Latency Tolerance Reporting Enable
| Offset(205), OBFZ, 8, // Offset(205), Optimized Buffer Flush and Fill
| Offset(206), SMSL, 16, // Offset(206), SA Peg Latency Tolerance Reporting Max Snoop Latency
| Offset(208), SNSL, 16, // Offset(208), SA Peg Latency Tolerance Reporting Max No Snoop Latency
| Offset(210), P0UB, 8, // Offset(210), Peg0 Unused Bundle Control
| Offset(211), P1UB, 8, // Offset(211), Peg1 Unused Bundle Control
| Offset(212), P2UB, 8, // Offset(212), Peg2 Unused Bundle Control
| Offset(213), PCSL, 8, // Offset(213), The lowest C-state for the package
| Offset(214), PBGE, 8, // Offset(214), Pegx Unused Bundle Control Global Enable (0=Disabled, 1=Enabled)
| Offset(215), M64B, 64, // Offset(215), Base of above 4GB MMIO resource
| Offset(223), M64L, 64, // Offset(223), Length of above 4GB MMIO resource
| Offset(231), CPEX, 32, // Offset(231), CPU ID info to get Family Id or Stepping
| Offset(235), EEC1, 8, // Offset(235), PCIe1 Endpoint Capability Structure Offset
| Offset(236), EEC2, 8, // Offset(236), PCIe2 Endpoint Capability Structure Offset
| Offset(237), SBN0, 8, // Offset(237), PCIe0 Secondary Bus Number (PCIe0 Endpoint Bus Number)
| Offset(238), SBN1, 8, // Offset(238), PCIe1 Secondary Bus Number (PCIe0 Endpoint Bus Number)
| Offset(239), SBN2, 8, // Offset(239), PCIe2 Secondary Bus Number (PCIe0 Endpoint Bus Number)
| Offset(240), M32B, 32, // Offset(240), Base of below 4GB MMIO resource
| Offset(244), M32L, 32, // Offset(244), Length of below 4GB MMIO resource
| Offset(248), P0WK, 32, // Offset(248), PCIe0 RTD3 Device Wake GPIO Number
| Offset(252), P1WK, 32, // Offset(252), PCIe1 RTD3 Device Wake GPIO Number
| Offset(256), P2WK, 32, // Offset(256), PCIe2 RTD3 Device Wake GPIO Number
| Offset (500), // Offset(260) : Offset(499), Reserved bytes
| Offset (503), // Offset(500) : Offset(502), Reserved bytes
| }
|
|
