/* SPDX-License-Identifier: GPL-2.0-only */
|
/*
|
* Cache maintenance
|
*
|
* Copyright (C) 2001 Deep Blue Solutions Ltd.
|
* Copyright (C) 2012 ARM Ltd.
|
*/
|
|
#include <linux/errno.h>
|
#include <linux/linkage.h>
|
#include <linux/init.h>
|
#include <asm/assembler.h>
|
#include <asm/cpufeature.h>
|
#include <asm/alternative.h>
|
#include <asm/asm-uaccess.h>
|
|
/*
|
* flush_icache_range(start,end)
|
*
|
* Ensure that the I and D caches are coherent within specified region.
|
* This is typically used when code has been written to a memory region,
|
* and will be executed.
|
*
|
* - start - virtual start address of region
|
* - end - virtual end address of region
|
*/
|
SYM_FUNC_START(__flush_icache_range)
|
/* FALLTHROUGH */
|
|
/*
|
* __flush_cache_user_range(start,end)
|
*
|
* Ensure that the I and D caches are coherent within specified region.
|
* This is typically used when code has been written to a memory region,
|
* and will be executed.
|
*
|
* - start - virtual start address of region
|
* - end - virtual end address of region
|
*/
|
SYM_FUNC_START(__flush_cache_user_range)
|
uaccess_ttbr0_enable x2, x3, x4
|
alternative_if ARM64_HAS_CACHE_IDC
|
dsb ishst
|
b 7f
|
alternative_else_nop_endif
|
dcache_line_size x2, x3
|
sub x3, x2, #1
|
bic x4, x0, x3
|
1:
|
user_alt 9f, "dc cvau, x4", "dc civac, x4", ARM64_WORKAROUND_CLEAN_CACHE
|
add x4, x4, x2
|
cmp x4, x1
|
b.lo 1b
|
dsb ish
|
|
7:
|
alternative_if ARM64_HAS_CACHE_DIC
|
isb
|
b 8f
|
alternative_else_nop_endif
|
invalidate_icache_by_line x0, x1, x2, x3, 9f
|
8: mov x0, #0
|
1:
|
uaccess_ttbr0_disable x1, x2
|
ret
|
9:
|
mov x0, #-EFAULT
|
b 1b
|
SYM_FUNC_END(__flush_icache_range)
|
SYM_FUNC_END(__flush_cache_user_range)
|
|
/*
|
* invalidate_icache_range(start,end)
|
*
|
* Ensure that the I cache is invalid within specified region.
|
*
|
* - start - virtual start address of region
|
* - end - virtual end address of region
|
*/
|
SYM_FUNC_START(invalidate_icache_range)
|
alternative_if ARM64_HAS_CACHE_DIC
|
mov x0, xzr
|
isb
|
ret
|
alternative_else_nop_endif
|
|
uaccess_ttbr0_enable x2, x3, x4
|
|
invalidate_icache_by_line x0, x1, x2, x3, 2f
|
mov x0, xzr
|
1:
|
uaccess_ttbr0_disable x1, x2
|
ret
|
2:
|
mov x0, #-EFAULT
|
b 1b
|
SYM_FUNC_END(invalidate_icache_range)
|
|
/*
|
* __flush_dcache_area(kaddr, size)
|
*
|
* Ensure that any D-cache lines for the interval [kaddr, kaddr+size)
|
* are cleaned and invalidated to the PoC.
|
*
|
* - kaddr - kernel address
|
* - size - size in question
|
*/
|
SYM_FUNC_START_PI(__flush_dcache_area)
|
dcache_by_line_op civac, sy, x0, x1, x2, x3
|
ret
|
SYM_FUNC_END_PI(__flush_dcache_area)
|
|
/*
|
* __clean_dcache_area_pou(kaddr, size)
|
*
|
* Ensure that any D-cache lines for the interval [kaddr, kaddr+size)
|
* are cleaned to the PoU.
|
*
|
* - kaddr - kernel address
|
* - size - size in question
|
*/
|
SYM_FUNC_START(__clean_dcache_area_pou)
|
alternative_if ARM64_HAS_CACHE_IDC
|
dsb ishst
|
ret
|
alternative_else_nop_endif
|
dcache_by_line_op cvau, ish, x0, x1, x2, x3
|
ret
|
SYM_FUNC_END(__clean_dcache_area_pou)
|
|
/*
|
* __inval_dcache_area(kaddr, size)
|
*
|
* Ensure that any D-cache lines for the interval [kaddr, kaddr+size)
|
* are invalidated. Any partial lines at the ends of the interval are
|
* also cleaned to PoC to prevent data loss.
|
*
|
* - kaddr - kernel address
|
* - size - size in question
|
*/
|
SYM_FUNC_START_LOCAL(__dma_inv_area)
|
SYM_FUNC_START_PI(__inval_dcache_area)
|
/* FALLTHROUGH */
|
|
/*
|
* __dma_inv_area(start, size)
|
* - start - virtual start address of region
|
* - size - size in question
|
*/
|
add x1, x1, x0
|
dcache_line_size x2, x3
|
sub x3, x2, #1
|
tst x1, x3 // end cache line aligned?
|
bic x1, x1, x3
|
b.eq 1f
|
dc civac, x1 // clean & invalidate D / U line
|
1: tst x0, x3 // start cache line aligned?
|
bic x0, x0, x3
|
b.eq 2f
|
dc civac, x0 // clean & invalidate D / U line
|
b 3f
|
2: dc ivac, x0 // invalidate D / U line
|
3: add x0, x0, x2
|
cmp x0, x1
|
b.lo 2b
|
dsb sy
|
ret
|
SYM_FUNC_END_PI(__inval_dcache_area)
|
SYM_FUNC_END(__dma_inv_area)
|
|
/*
|
* __clean_dcache_area_poc(kaddr, size)
|
*
|
* Ensure that any D-cache lines for the interval [kaddr, kaddr+size)
|
* are cleaned to the PoC.
|
*
|
* - kaddr - kernel address
|
* - size - size in question
|
*/
|
SYM_FUNC_START_LOCAL(__dma_clean_area)
|
SYM_FUNC_START_PI(__clean_dcache_area_poc)
|
/* FALLTHROUGH */
|
|
/*
|
* __dma_clean_area(start, size)
|
* - start - virtual start address of region
|
* - size - size in question
|
*/
|
dcache_by_line_op cvac, sy, x0, x1, x2, x3
|
ret
|
SYM_FUNC_END_PI(__clean_dcache_area_poc)
|
SYM_FUNC_END(__dma_clean_area)
|
|
/*
|
* __clean_dcache_area_pop(kaddr, size)
|
*
|
* Ensure that any D-cache lines for the interval [kaddr, kaddr+size)
|
* are cleaned to the PoP.
|
*
|
* - kaddr - kernel address
|
* - size - size in question
|
*/
|
SYM_FUNC_START_PI(__clean_dcache_area_pop)
|
alternative_if_not ARM64_HAS_DCPOP
|
b __clean_dcache_area_poc
|
alternative_else_nop_endif
|
dcache_by_line_op cvap, sy, x0, x1, x2, x3
|
ret
|
SYM_FUNC_END_PI(__clean_dcache_area_pop)
|
|
/*
|
* __dma_flush_area(start, size)
|
*
|
* clean & invalidate D / U line
|
*
|
* - start - virtual start address of region
|
* - size - size in question
|
*/
|
SYM_FUNC_START_PI(__dma_flush_area)
|
dcache_by_line_op civac, sy, x0, x1, x2, x3
|
ret
|
SYM_FUNC_END_PI(__dma_flush_area)
|
|
/*
|
* __dma_map_area(start, size, dir)
|
* - start - kernel virtual start address
|
* - size - size of region
|
* - dir - DMA direction
|
*/
|
SYM_FUNC_START_PI(__dma_map_area)
|
cmp w2, #DMA_FROM_DEVICE
|
b.eq __dma_flush_area
|
b __dma_clean_area
|
SYM_FUNC_END_PI(__dma_map_area)
|
|
/*
|
* __dma_unmap_area(start, size, dir)
|
* - start - kernel virtual start address
|
* - size - size of region
|
* - dir - DMA direction
|
*/
|
SYM_FUNC_START_PI(__dma_unmap_area)
|
cmp w2, #DMA_TO_DEVICE
|
b.ne __dma_inv_area
|
ret
|
SYM_FUNC_END_PI(__dma_unmap_area)
|
