// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
/*
|
* Copyright (C) 2019 Marvell Technology Group Ltd.
|
*
|
* Device Tree file for Marvell Armada AP80x.
|
*/
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
#include <dt-bindings/thermal/thermal.h>
|
|
/dts-v1/;
|
|
/ {
|
#address-cells = <2>;
|
#size-cells = <2>;
|
|
aliases {
|
serial0 = &uart0;
|
serial1 = &uart1;
|
gpio0 = &ap_gpio;
|
spi0 = &spi0;
|
};
|
|
psci {
|
compatible = "arm,psci-0.2";
|
method = "smc";
|
};
|
|
reserved-memory {
|
#address-cells = <2>;
|
#size-cells = <2>;
|
ranges;
|
|
/*
|
* This area matches the mapping done with a
|
* mainline U-Boot, and should be updated by the
|
* bootloader.
|
*/
|
|
psci-area@4000000 {
|
reg = <0x0 0x4000000 0x0 0x200000>;
|
no-map;
|
};
|
};
|
|
AP_NAME {
|
#address-cells = <2>;
|
#size-cells = <2>;
|
compatible = "simple-bus";
|
interrupt-parent = <&gic>;
|
ranges;
|
|
config-space@f0000000 {
|
#address-cells = <1>;
|
#size-cells = <1>;
|
compatible = "simple-bus";
|
ranges = <0x0 0x0 0xf0000000 0x1000000>;
|
|
smmu: iommu@5000000 {
|
compatible = "marvell,ap806-smmu-500", "arm,mmu-500";
|
reg = <0x100000 0x100000>;
|
dma-coherent;
|
#iommu-cells = <1>;
|
#global-interrupts = <1>;
|
interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
|
status = "disabled";
|
};
|
|
gic: interrupt-controller@210000 {
|
compatible = "arm,gic-400";
|
#interrupt-cells = <3>;
|
#address-cells = <1>;
|
#size-cells = <1>;
|
ranges;
|
interrupt-controller;
|
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
|
reg = <0x210000 0x10000>,
|
<0x220000 0x20000>,
|
<0x240000 0x20000>,
|
<0x260000 0x20000>;
|
|
gic_v2m0: v2m@280000 {
|
compatible = "arm,gic-v2m-frame";
|
msi-controller;
|
reg = <0x280000 0x1000>;
|
arm,msi-base-spi = <160>;
|
arm,msi-num-spis = <32>;
|
};
|
gic_v2m1: v2m@290000 {
|
compatible = "arm,gic-v2m-frame";
|
msi-controller;
|
reg = <0x290000 0x1000>;
|
arm,msi-base-spi = <192>;
|
arm,msi-num-spis = <32>;
|
};
|
gic_v2m2: v2m@2a0000 {
|
compatible = "arm,gic-v2m-frame";
|
msi-controller;
|
reg = <0x2a0000 0x1000>;
|
arm,msi-base-spi = <224>;
|
arm,msi-num-spis = <32>;
|
};
|
gic_v2m3: v2m@2b0000 {
|
compatible = "arm,gic-v2m-frame";
|
msi-controller;
|
reg = <0x2b0000 0x1000>;
|
arm,msi-base-spi = <256>;
|
arm,msi-num-spis = <32>;
|
};
|
};
|
|
timer {
|
compatible = "arm,armv8-timer";
|
interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
<GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
<GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
<GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
|
};
|
|
pmu {
|
compatible = "arm,cortex-a72-pmu";
|
interrupt-parent = <&pic>;
|
interrupts = <17>;
|
};
|
|
odmi: odmi@300000 {
|
compatible = "marvell,odmi-controller";
|
interrupt-controller;
|
msi-controller;
|
marvell,odmi-frames = <4>;
|
reg = <0x300000 0x4000>,
|
<0x304000 0x4000>,
|
<0x308000 0x4000>,
|
<0x30C000 0x4000>;
|
marvell,spi-base = <128>, <136>, <144>, <152>;
|
};
|
|
gicp: gicp@3f0040 {
|
compatible = "marvell,ap806-gicp";
|
reg = <0x3f0040 0x10>;
|
marvell,spi-ranges = <64 64>, <288 64>;
|
msi-controller;
|
};
|
|
pic: interrupt-controller@3f0100 {
|
compatible = "marvell,armada-8k-pic";
|
reg = <0x3f0100 0x10>;
|
#interrupt-cells = <1>;
|
interrupt-controller;
|
interrupts = <GIC_PPI 15 IRQ_TYPE_LEVEL_HIGH>;
|
};
|
|
sei: interrupt-controller@3f0200 {
|
compatible = "marvell,ap806-sei";
|
reg = <0x3f0200 0x40>;
|
interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
|
#interrupt-cells = <1>;
|
interrupt-controller;
|
msi-controller;
|
};
|
|
xor@400000 {
|
compatible = "marvell,armada-7k-xor", "marvell,xor-v2";
|
reg = <0x400000 0x1000>,
|
<0x410000 0x1000>;
|
msi-parent = <&gic_v2m0>;
|
clocks = <&ap_clk 3>;
|
dma-coherent;
|
};
|
|
xor@420000 {
|
compatible = "marvell,armada-7k-xor", "marvell,xor-v2";
|
reg = <0x420000 0x1000>,
|
<0x430000 0x1000>;
|
msi-parent = <&gic_v2m0>;
|
clocks = <&ap_clk 3>;
|
dma-coherent;
|
};
|
|
xor@440000 {
|
compatible = "marvell,armada-7k-xor", "marvell,xor-v2";
|
reg = <0x440000 0x1000>,
|
<0x450000 0x1000>;
|
msi-parent = <&gic_v2m0>;
|
clocks = <&ap_clk 3>;
|
dma-coherent;
|
};
|
|
xor@460000 {
|
compatible = "marvell,armada-7k-xor", "marvell,xor-v2";
|
reg = <0x460000 0x1000>,
|
<0x470000 0x1000>;
|
msi-parent = <&gic_v2m0>;
|
clocks = <&ap_clk 3>;
|
dma-coherent;
|
};
|
|
spi0: spi@510600 {
|
compatible = "marvell,armada-380-spi";
|
reg = <0x510600 0x50>;
|
#address-cells = <1>;
|
#size-cells = <0>;
|
interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
|
clocks = <&ap_clk 3>;
|
status = "disabled";
|
};
|
|
i2c0: i2c@511000 {
|
compatible = "marvell,mv78230-i2c";
|
reg = <0x511000 0x20>;
|
#address-cells = <1>;
|
#size-cells = <0>;
|
interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
|
clocks = <&ap_clk 3>;
|
status = "disabled";
|
};
|
|
uart0: serial@512000 {
|
compatible = "snps,dw-apb-uart";
|
reg = <0x512000 0x100>;
|
reg-shift = <2>;
|
interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
|
reg-io-width = <1>;
|
clocks = <&ap_clk 3>;
|
status = "disabled";
|
};
|
|
uart1: serial@512100 {
|
compatible = "snps,dw-apb-uart";
|
reg = <0x512100 0x100>;
|
reg-shift = <2>;
|
interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
|
reg-io-width = <1>;
|
clocks = <&ap_clk 3>;
|
status = "disabled";
|
|
};
|
|
watchdog: watchdog@610000 {
|
compatible = "arm,sbsa-gwdt";
|
reg = <0x610000 0x1000>, <0x600000 0x1000>;
|
interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
|
};
|
|
ap_sdhci0: sdhci@6e0000 {
|
compatible = "marvell,armada-ap806-sdhci";
|
reg = <0x6e0000 0x300>;
|
interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
|
clock-names = "core";
|
clocks = <&ap_clk 4>;
|
dma-coherent;
|
marvell,xenon-phy-slow-mode;
|
status = "disabled";
|
};
|
|
ap_syscon0: system-controller@6f4000 {
|
compatible = "syscon", "simple-mfd";
|
reg = <0x6f4000 0x2000>;
|
|
ap_pinctrl: pinctrl {
|
compatible = "marvell,ap806-pinctrl";
|
|
uart0_pins: uart0-pins {
|
marvell,pins = "mpp11", "mpp19";
|
marvell,function = "uart0";
|
};
|
};
|
|
ap_gpio: gpio@1040 {
|
compatible = "marvell,armada-8k-gpio";
|
offset = <0x1040>;
|
ngpios = <20>;
|
gpio-controller;
|
#gpio-cells = <2>;
|
gpio-ranges = <&ap_pinctrl 0 0 20>;
|
};
|
};
|
|
ap_syscon1: system-controller@6f8000 {
|
compatible = "syscon", "simple-mfd";
|
reg = <0x6f8000 0x1000>;
|
#address-cells = <1>;
|
#size-cells = <1>;
|
|
ap_thermal: thermal-sensor@80 {
|
compatible = "marvell,armada-ap806-thermal";
|
reg = <0x80 0x10>;
|
interrupt-parent = <&sei>;
|
interrupts = <18>;
|
#thermal-sensor-cells = <1>;
|
};
|
};
|
};
|
};
|
|
/*
|
* The thermal IP features one internal sensor plus, if applicable, one
|
* remote channel wired to one sensor per CPU.
|
*
|
* Only one thermal zone per AP/CP may trigger interrupts at a time, the
|
* first one that will have a critical trip point will be chosen.
|
*/
|
thermal-zones {
|
ap_thermal_ic: ap-thermal-ic {
|
polling-delay-passive = <0>; /* Interrupt driven */
|
polling-delay = <0>; /* Interrupt driven */
|
|
thermal-sensors = <&ap_thermal 0>;
|
|
trips {
|
ap_crit: ap-crit {
|
temperature = <100000>; /* mC degrees */
|
hysteresis = <2000>; /* mC degrees */
|
type = "critical";
|
};
|
};
|
|
cooling-maps { };
|
};
|
|
ap_thermal_cpu0: ap-thermal-cpu0 {
|
polling-delay-passive = <1000>;
|
polling-delay = <1000>;
|
|
thermal-sensors = <&ap_thermal 1>;
|
|
trips {
|
cpu0_hot: cpu0-hot {
|
temperature = <85000>;
|
hysteresis = <2000>;
|
type = "passive";
|
};
|
cpu0_emerg: cpu0-emerg {
|
temperature = <95000>;
|
hysteresis = <2000>;
|
type = "passive";
|
};
|
};
|
|
cooling-maps {
|
map0_hot: map0-hot {
|
trip = <&cpu0_hot>;
|
cooling-device = <&cpu0 1 2>,
|
<&cpu1 1 2>;
|
};
|
map0_emerg: map0-ermerg {
|
trip = <&cpu0_emerg>;
|
cooling-device = <&cpu0 3 3>,
|
<&cpu1 3 3>;
|
};
|
};
|
};
|
|
ap_thermal_cpu1: ap-thermal-cpu1 {
|
polling-delay-passive = <1000>;
|
polling-delay = <1000>;
|
|
thermal-sensors = <&ap_thermal 2>;
|
|
trips {
|
cpu1_hot: cpu1-hot {
|
temperature = <85000>;
|
hysteresis = <2000>;
|
type = "passive";
|
};
|
cpu1_emerg: cpu1-emerg {
|
temperature = <95000>;
|
hysteresis = <2000>;
|
type = "passive";
|
};
|
};
|
|
cooling-maps {
|
map1_hot: map1-hot {
|
trip = <&cpu1_hot>;
|
cooling-device = <&cpu0 1 2>,
|
<&cpu1 1 2>;
|
};
|
map1_emerg: map1-emerg {
|
trip = <&cpu1_emerg>;
|
cooling-device = <&cpu0 3 3>,
|
<&cpu1 3 3>;
|
};
|
};
|
};
|
|
ap_thermal_cpu2: ap-thermal-cpu2 {
|
polling-delay-passive = <1000>;
|
polling-delay = <1000>;
|
|
thermal-sensors = <&ap_thermal 3>;
|
|
trips {
|
cpu2_hot: cpu2-hot {
|
temperature = <85000>;
|
hysteresis = <2000>;
|
type = "passive";
|
};
|
cpu2_emerg: cpu2-emerg {
|
temperature = <95000>;
|
hysteresis = <2000>;
|
type = "passive";
|
};
|
};
|
|
cooling-maps {
|
map2_hot: map2-hot {
|
trip = <&cpu2_hot>;
|
cooling-device = <&cpu2 1 2>,
|
<&cpu3 1 2>;
|
};
|
map2_emerg: map2-emerg {
|
trip = <&cpu2_emerg>;
|
cooling-device = <&cpu2 3 3>,
|
<&cpu3 3 3>;
|
};
|
};
|
};
|
|
ap_thermal_cpu3: ap-thermal-cpu3 {
|
polling-delay-passive = <1000>;
|
polling-delay = <1000>;
|
|
thermal-sensors = <&ap_thermal 4>;
|
|
trips {
|
cpu3_hot: cpu3-hot {
|
temperature = <85000>;
|
hysteresis = <2000>;
|
type = "passive";
|
};
|
cpu3_emerg: cpu3-emerg {
|
temperature = <95000>;
|
hysteresis = <2000>;
|
type = "passive";
|
};
|
};
|
|
cooling-maps {
|
map3_hot: map3-bhot {
|
trip = <&cpu3_hot>;
|
cooling-device = <&cpu2 1 2>,
|
<&cpu3 1 2>;
|
};
|
map3_emerg: map3-emerg {
|
trip = <&cpu3_emerg>;
|
cooling-device = <&cpu2 3 3>,
|
<&cpu3 3 3>;
|
};
|
};
|
};
|
};
|
};
|
