1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
| /*
| * Copyright (c) 2014 Google, Inc
| * SPDX-License-Identifier: GPL-2.0+
| */
|
| #ifndef __serial_pl01x_h
| #define __serial_pl01x_h
|
| enum pl01x_type {
| TYPE_PL010,
| TYPE_PL011,
| };
|
| /*
| *Information about a serial port
| *
| * @base: Register base address
| * @type: Port type
| * @clock: Input clock rate, used for calculating the baud rate divisor
| * @skip_init: Don't attempt to change port configuration (also means @clock
| * is ignored)
| */
| struct pl01x_serial_platdata {
| unsigned long base;
| enum pl01x_type type;
| unsigned int clock;
| bool skip_init;
| };
|
| #endif
|
|
