1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
| /*
| * Copyright 2010 Red Hat Inc.
| *
| * Permission is hereby granted, free of charge, to any person obtaining a
| * copy of this software and associated documentation files (the "Software"),
| * to deal in the Software without restriction, including without limitation
| * the rights to use, copy, modify, merge, publish, distribute, sublicense,
| * and/or sell copies of the Software, and to permit persons to whom the
| * Software is furnished to do so, subject to the following conditions:
| *
| * The above copyright notice and this permission notice shall be included in
| * all copies or substantial portions of the Software.
| *
| * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
| * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
| * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
| * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
| * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
| * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
| * OTHER DEALINGS IN THE SOFTWARE.
| *
| * Authors: Ben Skeggs
| */
| #include "mem.h"
| #include "vmm.h"
|
| #include <nvif/class.h>
|
| const u8 *
| nv50_mmu_kind(struct nvkm_mmu *base, int *count)
| {
| /* 0x01: no bank swizzle
| * 0x02: bank swizzled
| * 0x7f: invalid
| *
| * 0x01/0x02 are values understood by the VRAM allocator,
| * and are required to avoid mixing the two types within
| * a certain range.
| */
| static const u8
| kind[128] = {
| 0x01, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, /* 0x00 */
| 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
| 0x01, 0x01, 0x01, 0x01, 0x7f, 0x7f, 0x7f, 0x7f, /* 0x10 */
| 0x02, 0x02, 0x02, 0x02, 0x7f, 0x7f, 0x7f, 0x7f,
| 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x7f, /* 0x20 */
| 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x7f,
| 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, /* 0x30 */
| 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
| 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x02, /* 0x40 */
| 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x7f, 0x7f,
| 0x7f, 0x7f, 0x7f, 0x7f, 0x01, 0x01, 0x01, 0x7f, /* 0x50 */
| 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,
| 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x7f, /* 0x60 */
| 0x01, 0x01, 0x01, 0x01, 0x02, 0x02, 0x02, 0x02,
| 0x01, 0x7f, 0x02, 0x7f, 0x01, 0x7f, 0x02, 0x7f, /* 0x70 */
| 0x01, 0x01, 0x02, 0x02, 0x01, 0x01, 0x7f, 0x7f
| };
| *count = ARRAY_SIZE(kind);
| return kind;
| }
|
| static const struct nvkm_mmu_func
| nv50_mmu = {
| .dma_bits = 40,
| .mmu = {{ -1, -1, NVIF_CLASS_MMU_NV50}},
| .mem = {{ -1, 0, NVIF_CLASS_MEM_NV50}, nv50_mem_new, nv50_mem_map },
| .vmm = {{ -1, -1, NVIF_CLASS_VMM_NV50}, nv50_vmm_new, false, 0x1400 },
| .kind = nv50_mmu_kind,
| };
|
| int
| nv50_mmu_new(struct nvkm_device *device, int index, struct nvkm_mmu **pmmu)
| {
| return nvkm_mmu_new_(&nv50_mmu, device, index, pmmu);
| }
|
|
