/*
|
* Copyright (c) 2014 Zhang, Keguang <keguang.zhang@gmail.com>
|
*
|
* Loongson 1 MUX Register Definitions.
|
*
|
* This program is free software; you can redistribute it and/or modify it
|
* under the terms of the GNU General Public License as published by the
|
* Free Software Foundation; either version 2 of the License, or (at your
|
* option) any later version.
|
*/
|
|
#ifndef __ASM_MACH_LOONGSON32_REGS_MUX_H
|
#define __ASM_MACH_LOONGSON32_REGS_MUX_H
|
|
#define LS1X_MUX_REG(x) \
|
((void __iomem *)KSEG1ADDR(LS1X_MUX_BASE + (x)))
|
|
#define LS1X_MUX_CTRL0 LS1X_MUX_REG(0x0)
|
#define LS1X_MUX_CTRL1 LS1X_MUX_REG(0x4)
|
|
#if defined(CONFIG_LOONGSON1_LS1B)
|
/* MUX CTRL0 Register Bits */
|
#define UART0_USE_PWM23 BIT(28)
|
#define UART0_USE_PWM01 BIT(27)
|
#define UART1_USE_LCD0_5_6_11 BIT(26)
|
#define I2C2_USE_CAN1 BIT(25)
|
#define I2C1_USE_CAN0 BIT(24)
|
#define NAND3_USE_UART5 BIT(23)
|
#define NAND3_USE_UART4 BIT(22)
|
#define NAND3_USE_UART1_DAT BIT(21)
|
#define NAND3_USE_UART1_CTS BIT(20)
|
#define NAND3_USE_PWM23 BIT(19)
|
#define NAND3_USE_PWM01 BIT(18)
|
#define NAND2_USE_UART5 BIT(17)
|
#define NAND2_USE_UART4 BIT(16)
|
#define NAND2_USE_UART1_DAT BIT(15)
|
#define NAND2_USE_UART1_CTS BIT(14)
|
#define NAND2_USE_PWM23 BIT(13)
|
#define NAND2_USE_PWM01 BIT(12)
|
#define NAND1_USE_UART5 BIT(11)
|
#define NAND1_USE_UART4 BIT(10)
|
#define NAND1_USE_UART1_DAT BIT(9)
|
#define NAND1_USE_UART1_CTS BIT(8)
|
#define NAND1_USE_PWM23 BIT(7)
|
#define NAND1_USE_PWM01 BIT(6)
|
#define GMAC1_USE_UART1 BIT(4)
|
#define GMAC1_USE_UART0 BIT(3)
|
#define LCD_USE_UART0_DAT BIT(2)
|
#define LCD_USE_UART15 BIT(1)
|
#define LCD_USE_UART0 BIT(0)
|
|
/* MUX CTRL1 Register Bits */
|
#define USB_RESET BIT(31)
|
#define SPI1_CS_USE_PWM01 BIT(24)
|
#define SPI1_USE_CAN BIT(23)
|
#define DISABLE_DDR_CONFSPACE BIT(20)
|
#define DDR32TO16EN BIT(16)
|
#define GMAC1_SHUT BIT(13)
|
#define GMAC0_SHUT BIT(12)
|
#define USB_SHUT BIT(11)
|
#define UART1_3_USE_CAN1 BIT(5)
|
#define UART1_2_USE_CAN0 BIT(4)
|
#define GMAC1_USE_TXCLK BIT(3)
|
#define GMAC0_USE_TXCLK BIT(2)
|
#define GMAC1_USE_PWM23 BIT(1)
|
#define GMAC0_USE_PWM01 BIT(0)
|
|
#elif defined(CONFIG_LOONGSON1_LS1C)
|
|
/* SHUT_CTRL Register Bits */
|
#define UART_SPLIT GENMASK(31, 30)
|
#define OUTPUT_CLK GENMASK(29, 26)
|
#define ADC_SHUT BIT(25)
|
#define SDIO_SHUT BIT(24)
|
#define DMA2_SHUT BIT(23)
|
#define DMA1_SHUT BIT(22)
|
#define DMA0_SHUT BIT(21)
|
#define SPI1_SHUT BIT(20)
|
#define SPI0_SHUT BIT(19)
|
#define I2C2_SHUT BIT(18)
|
#define I2C1_SHUT BIT(17)
|
#define I2C0_SHUT BIT(16)
|
#define AC97_SHUT BIT(15)
|
#define I2S_SHUT BIT(14)
|
#define UART3_SHUT BIT(13)
|
#define UART2_SHUT BIT(12)
|
#define UART1_SHUT BIT(11)
|
#define UART0_SHUT BIT(10)
|
#define CAN1_SHUT BIT(9)
|
#define CAN0_SHUT BIT(8)
|
#define ECC_SHUT BIT(7)
|
#define GMAC_SHUT BIT(6)
|
#define USBHOST_SHUT BIT(5)
|
#define USBOTG_SHUT BIT(4)
|
#define SDRAM_SHUT BIT(3)
|
#define SRAM_SHUT BIT(2)
|
#define CAM_SHUT BIT(1)
|
#define LCD_SHUT BIT(0)
|
|
#define UART_SPLIT_SHIFT 30
|
#define OUTPUT_CLK_SHIFT 26
|
|
/* MISC_CTRL Register Bits */
|
#define USBHOST_RSTN BIT(31)
|
#define PHY_INTF_SELI GENMASK(30, 28)
|
#define AC97_EN BIT(25)
|
#define SDIO_DMA_EN GENMASK(24, 23)
|
#define ADC_DMA_EN BIT(22)
|
#define SDIO_USE_SPI1 BIT(17)
|
#define SDIO_USE_SPI0 BIT(16)
|
#define SRAM_CTRL GENMASK(15, 0)
|
|
#define PHY_INTF_SELI_SHIFT 28
|
#define SDIO_DMA_EN_SHIFT 23
|
#define SRAM_CTRL_SHIFT 0
|
|
#define LS1X_CBUS_REG(n, x) \
|
((void __iomem *)KSEG1ADDR(LS1X_CBUS_BASE + (n * 0x04) + (x)))
|
|
#define LS1X_CBUS_FIRST(n) LS1X_CBUS_REG(n, 0x00)
|
#define LS1X_CBUS_SECOND(n) LS1X_CBUS_REG(n, 0x10)
|
#define LS1X_CBUS_THIRD(n) LS1X_CBUS_REG(n, 0x20)
|
#define LS1X_CBUS_FOURTHT(n) LS1X_CBUS_REG(n, 0x30)
|
#define LS1X_CBUS_FIFTHT(n) LS1X_CBUS_REG(n, 0x40)
|
|
#endif
|
|
#endif /* __ASM_MACH_LOONGSON32_REGS_MUX_H */
|
