init 5.10_rt with nkio nkmcu

hc

2023-12-06 d38611ca164021d018c1b23eee65bbebc09c63e0

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) 2013 Red Hat
 * Author: Rob Clark <robdclark@gmail.com>
 */
 
#include "hdmi.h"
 
static void hdmi_phy_8960_powerup(struct hdmi_phy *phy,
                  unsigned long int pixclock)
{
    DBG("pixclock: %lu", pixclock);
 
    hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG2, 0x00);
    hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG0, 0x1b);
    hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG1, 0xf2);
    hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG4, 0x00);
    hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG5, 0x00);
    hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG6, 0x00);
    hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG7, 0x00);
    hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG8, 0x00);
    hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG9, 0x00);
    hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG10, 0x00);
    hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG11, 0x00);
    hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG3, 0x20);
}
 
static void hdmi_phy_8960_powerdown(struct hdmi_phy *phy)
{
    DBG("");
 
    hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG2, 0x7f);
}
 
static const char * const hdmi_phy_8960_reg_names[] = {
    "core-vdda",
};
 
static const char * const hdmi_phy_8960_clk_names[] = {
    "slave_iface",
};
 
const struct hdmi_phy_cfg msm_hdmi_phy_8960_cfg = {
    .type = MSM_HDMI_PHY_8960,
    .powerup = hdmi_phy_8960_powerup,
    .powerdown = hdmi_phy_8960_powerdown,
    .reg_names = hdmi_phy_8960_reg_names,
    .num_regs = ARRAY_SIZE(hdmi_phy_8960_reg_names),
    .clk_names = hdmi_phy_8960_clk_names,
    .num_clks = ARRAY_SIZE(hdmi_phy_8960_clk_names),
};