/*
|
* (C) Copyright 2007-2008
|
* Stelian Pop <stelian@popies.net>
|
* Lead Tech Design <www.leadtechdesign.com>
|
*
|
* SPDX-License-Identifier: GPL-2.0+
|
*/
|
|
#include <common.h>
|
#include <debug_uart.h>
|
#include <asm/io.h>
|
#include <asm/arch/at91sam9260_matrix.h>
|
#include <asm/arch/at91sam9_smc.h>
|
#include <asm/arch/at91_common.h>
|
#include <asm/arch/clk.h>
|
#include <asm/arch/gpio.h>
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
/* ------------------------------------------------------------------------- */
|
/*
|
* Miscelaneous platform dependent initialisations
|
*/
|
|
#ifdef CONFIG_CMD_NAND
|
static void at91sam9260ek_nand_hw_init(void)
|
{
|
struct at91_smc *smc = (struct at91_smc *)ATMEL_BASE_SMC;
|
struct at91_matrix *matrix = (struct at91_matrix *)ATMEL_BASE_MATRIX;
|
unsigned long csa;
|
|
/* Assign CS3 to NAND/SmartMedia Interface */
|
csa = readl(&matrix->ebicsa);
|
csa |= AT91_MATRIX_CS3A_SMC_SMARTMEDIA;
|
writel(csa, &matrix->ebicsa);
|
|
/* Configure SMC CS3 for NAND/SmartMedia */
|
writel(AT91_SMC_SETUP_NWE(1) | AT91_SMC_SETUP_NCS_WR(0) |
|
AT91_SMC_SETUP_NRD(1) | AT91_SMC_SETUP_NCS_RD(0),
|
&smc->cs[3].setup);
|
writel(AT91_SMC_PULSE_NWE(3) | AT91_SMC_PULSE_NCS_WR(3) |
|
AT91_SMC_PULSE_NRD(3) | AT91_SMC_PULSE_NCS_RD(3),
|
&smc->cs[3].pulse);
|
writel(AT91_SMC_CYCLE_NWE(5) | AT91_SMC_CYCLE_NRD(5),
|
&smc->cs[3].cycle);
|
writel(AT91_SMC_MODE_RM_NRD | AT91_SMC_MODE_WM_NWE |
|
AT91_SMC_MODE_EXNW_DISABLE |
|
#ifdef CONFIG_SYS_NAND_DBW_16
|
AT91_SMC_MODE_DBW_16 |
|
#else /* CONFIG_SYS_NAND_DBW_8 */
|
AT91_SMC_MODE_DBW_8 |
|
#endif
|
AT91_SMC_MODE_TDF_CYCLE(2),
|
&smc->cs[3].mode);
|
|
/* Configure RDY/BSY */
|
at91_set_gpio_input(CONFIG_SYS_NAND_READY_PIN, 1);
|
|
/* Enable NandFlash */
|
at91_set_gpio_output(CONFIG_SYS_NAND_ENABLE_PIN, 1);
|
|
}
|
#endif
|
|
#ifdef CONFIG_DEBUG_UART_BOARD_INIT
|
void board_debug_uart_init(void)
|
{
|
at91_seriald_hw_init();
|
}
|
#endif
|
|
#ifdef CONFIG_BOARD_EARLY_INIT_F
|
int board_early_init_f(void)
|
{
|
#ifdef CONFIG_DEBUG_UART
|
debug_uart_init();
|
#endif
|
return 0;
|
}
|
#endif
|
|
int board_init(void)
|
{
|
/* adress of boot parameters */
|
gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
|
|
#ifdef CONFIG_CMD_NAND
|
at91sam9260ek_nand_hw_init();
|
#endif
|
return 0;
|
}
|
|
int dram_init(void)
|
{
|
gd->ram_size = get_ram_size(
|
(void *)CONFIG_SYS_SDRAM_BASE,
|
CONFIG_SYS_SDRAM_SIZE);
|
return 0;
|
}
|
|
#ifdef CONFIG_RESET_PHY_R
|
void reset_phy(void)
|
{
|
}
|
#endif
|
