1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
| /*
| * arch/arm/mach-ixp4xx/include/mach/entry-macro.S
| *
| * Low-level IRQ helper macros for IXP4xx-based platforms
| *
| * This file is licensed under the terms of the GNU General Public
| * License version 2. This program is licensed "as is" without any
| * warranty of any kind, whether express or implied.
| */
| #include <mach/hardware.h>
|
| .macro get_irqnr_preamble, base, tmp
| .endm
|
| .macro get_irqnr_and_base, irqnr, irqstat, base, tmp
| ldr \irqstat, =(IXP4XX_INTC_BASE_VIRT+IXP4XX_ICIP_OFFSET)
| ldr \irqstat, [\irqstat] @ get interrupts
| cmp \irqstat, #0
| beq 1001f @ upper IRQ?
| clz \irqnr, \irqstat
| mov \base, #31
| sub \irqnr, \base, \irqnr
| b 1002f @ lower IRQ being
| @ handled
|
| 1001:
| /*
| * IXP465/IXP435 has an upper IRQ status register
| */
| #if defined(CONFIG_CPU_IXP46X) || defined(CONFIG_CPU_IXP43X)
| ldr \irqstat, =(IXP4XX_INTC_BASE_VIRT+IXP4XX_ICIP2_OFFSET)
| ldr \irqstat, [\irqstat] @ get upper interrupts
| mov \irqnr, #63
| clz \irqstat, \irqstat
| cmp \irqstat, #32
| subne \irqnr, \irqnr, \irqstat
| #endif
| 1002:
| .endm
|
|
