1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
| /* SPDX-License-Identifier: GPL-2.0 */
| #ifndef __NVBIOS_PMU_H__
| #define __NVBIOS_PMU_H__
| struct nvbios_pmuT {
| };
|
| u32 nvbios_pmuTe(struct nvkm_bios *, u8 *ver, u8 *hdr, u8 *cnt, u8 *len);
|
| struct nvbios_pmuE {
| u8 type;
| u32 data;
| };
|
| u32 nvbios_pmuEe(struct nvkm_bios *, int idx, u8 *ver, u8 *hdr);
| u32 nvbios_pmuEp(struct nvkm_bios *, int idx, u8 *ver, u8 *hdr,
| struct nvbios_pmuE *);
|
| struct nvbios_pmuR {
| u32 boot_addr_pmu;
| u32 boot_addr;
| u32 boot_size;
| u32 code_addr_pmu;
| u32 code_addr;
| u32 code_size;
| u32 init_addr_pmu;
|
| u32 data_addr_pmu;
| u32 data_addr;
| u32 data_size;
| u32 args_addr_pmu;
| };
|
| bool nvbios_pmuRm(struct nvkm_bios *, u8 type, struct nvbios_pmuR *);
| #endif
|
|
