1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
| [
| {
| "ArchStdEvent": "EXC_UNDEF"
| },
| {
| "ArchStdEvent": "EXC_SVC"
| },
| {
| "ArchStdEvent": "EXC_PABORT"
| },
| {
| "ArchStdEvent": "EXC_DABORT"
| },
| {
| "ArchStdEvent": "EXC_IRQ"
| },
| {
| "ArchStdEvent": "EXC_FIQ"
| },
| {
| "ArchStdEvent": "EXC_HVC"
| },
| {
| "ArchStdEvent": "EXC_TRAP_PABORT"
| },
| {
| "ArchStdEvent": "EXC_TRAP_DABORT"
| },
| {
| "ArchStdEvent": "EXC_TRAP_OTHER"
| },
| {
| "ArchStdEvent": "EXC_TRAP_IRQ"
| },
| {
| "ArchStdEvent": "EXC_TRAP_FIQ"
| },
| {
| "PublicDescription": "Exception taken",
| "EventCode": "0x09",
| "EventName": "EXC_TAKEN",
| "BriefDescription": "Exception taken"
| },
| {
| "PublicDescription": "Instruction architecturally executed, condition check pass, exception return",
| "EventCode": "0x0a",
| "EventName": "EXC_RETURN",
| "BriefDescription": "Exception return"
| }
| ]
|
|
