1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
| /*
| * Copyright 2015 Freescale Semiconductor, Inc.
| *
| * SPDX-License-Identifier: GPL-2.0+
| */
|
| #ifndef __DDR_H__
| #define __DDR_H__
| struct board_specific_parameters {
| u32 n_ranks;
| u32 datarate_mhz_high;
| u32 rank_gb;
| u32 clk_adjust;
| u32 wrlvl_start;
| u32 wrlvl_ctl_2;
| u32 wrlvl_ctl_3;
| };
|
| /*
| * These tables contain all valid speeds we want to override with board
| * specific parameters. datarate_mhz_high values need to be in ascending order
| * for each n_ranks group.
| */
|
| static const struct board_specific_parameters udimm0[] = {
| /*
| * memory controller 0
| * num| hi| rank| clk| wrlvl | wrlvl | wrlvl
| * ranks| mhz| GB |adjst| start | ctl2 | ctl3
| */
| {2, 1350, 0, 8, 6, 0x0708090B, 0x0C0D0E09,},
| {2, 1666, 0, 8, 7, 0x08090A0C, 0x0D0F100B,},
| {2, 1900, 0, 8, 7, 0x09090B0D, 0x0E10120B,},
| {2, 2300, 0, 8, 8, 0x090A0C0F, 0x1012130C,},
| {}
| };
|
| /* DP-DDR DIMM */
| static const struct board_specific_parameters udimm2[] = {
| /*
| * memory controller 2
| * num| hi| rank| clk| wrlvl | wrlvl | wrlvl
| * ranks| mhz| GB |adjst| start | ctl2 | ctl3
| */
| {2, 1350, 0, 8, 0xd, 0x0C0A0A00, 0x00000009,},
| {2, 1666, 0, 8, 0xd, 0x0C0A0A00, 0x00000009,},
| {2, 1900, 0, 8, 0xe, 0x0D0C0B00, 0x0000000A,},
| {2, 2200, 0, 8, 0xe, 0x0D0C0B00, 0x0000000A,},
| {}
| };
|
| static const struct board_specific_parameters rdimm0[] = {
| /*
| * memory controller 0
| * num| hi| rank| clk| wrlvl | wrlvl | wrlvl
| * ranks| mhz| GB |adjst| start | ctl2 | ctl3
| */
| {2, 1350, 0, 8, 6, 0x0708090B, 0x0C0D0E09,},
| {2, 1666, 0, 8, 7, 0x08090A0C, 0x0D0F100B,},
| {2, 1900, 0, 8, 7, 0x09090B0D, 0x0E10120B,},
| {2, 2200, 0, 8, 8, 0x090A0C0F, 0x1012130C,},
| {}
| };
|
| /* DP-DDR DIMM */
| static const struct board_specific_parameters rdimm2[] = {
| /*
| * memory controller 2
| * num| hi| rank| clk| wrlvl | wrlvl | wrlvl
| * ranks| mhz| GB |adjst| start | ctl2 | ctl3
| */
| {2, 1350, 0, 8, 6, 0x0708090B, 0x0C0D0E09,},
| {2, 1666, 0, 8, 7, 0x0B0A090C, 0x0D0F100B,},
| {2, 1900, 0, 8, 7, 0x09090B0D, 0x0E10120B,},
| {2, 2200, 0, 8, 8, 0x090A0C0F, 0x1012130C,},
| {}
| };
|
| static const struct board_specific_parameters *udimms[] = {
| udimm0,
| udimm0,
| udimm2,
| };
|
| static const struct board_specific_parameters *rdimms[] = {
| rdimm0,
| rdimm0,
| rdimm2,
| };
|
|
| #endif
|
|
