1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
| /*
| * (C) Copyright 2008 - 2013 Tensilica Inc.
| * (C) Copyright 2014 - 2016 Cadence Design Systems Inc.
| *
| * SPDX-License-Identifier: GPL-2.0+
| */
|
| /*
| * CPU specific code
| */
|
| #include <common.h>
| #include <command.h>
| #include <linux/stringify.h>
| #include <asm/global_data.h>
| #include <asm/cache.h>
| #include <asm/string.h>
| #include <asm/misc.h>
|
| DECLARE_GLOBAL_DATA_PTR;
|
| gd_t *gd __attribute__((section(".data")));
|
| #if defined(CONFIG_DISPLAY_CPUINFO)
| /*
| * Print information about the CPU.
| */
|
| int print_cpuinfo(void)
| {
| char buf[120], mhz[8];
| uint32_t id0, id1;
|
| asm volatile ("rsr %0, 176\n"
| "rsr %1, 208\n"
| : "=r"(id0), "=r"(id1));
|
| sprintf(buf, "CPU: Xtensa %s (id: %08x:%08x) at %s MHz\n",
| XCHAL_CORE_ID, id0, id1, strmhz(mhz, gd->cpu_clk));
| puts(buf);
| return 0;
| }
| #endif
|
| int arch_cpu_init(void)
| {
| gd->ram_size = CONFIG_SYS_SDRAM_SIZE;
| return 0;
| }
|
| int dram_init(void)
| {
| return 0;
| }
|
|
