1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
| /*
| * (C) Copyright 2015 Google, Inc
| *
| * SPDX-License-Identifier: GPL-2.0
| */
|
| #ifndef _ASM_ARCH_DDR_RK3188_H
| #define _ASM_ARCH_DDR_RK3188_H
|
| #include <asm/arch/ddr_rk3288.h>
|
| /*
| * RK3188 Memory scheduler register map.
| */
| struct rk3188_msch {
| u32 coreid;
| u32 revisionid;
| u32 ddrconf;
| u32 ddrtiming;
| u32 ddrmode;
| u32 readlatency;
| };
| check_member(rk3188_msch, readlatency, 0x0014);
|
| #endif
|
|
