1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
| /*
| * (C) Copyright 2000-2009
| * Vipin Kumar, ST Microelectronics, vipin.kumar@st.com
| *
| * SPDX-License-Identifier: GPL-2.0+
| */
|
| #include <common.h>
|
| #if (CONFIG_DDR_HCLK)
|
| const u32 mpmc_conf_vals[CONFIG_SPEAR_MPMCREGS] = {
| 0x03030301,
| 0x03030303,
| 0x01000000,
| 0x00000101,
| 0x00000001,
| 0x01000000,
| 0x00010001,
| 0x00000100,
| 0x00010001,
| 0x00000003,
| 0x01000201,
| 0x06000202,
| 0x06060106,
| 0x03050502,
| 0x03040404,
| 0x02020503,
| 0x02010106,
| 0x03000404,
| 0x02020202,
| 0x03000203,
| 0x0707073f,
| 0x07070707,
| 0x06060607,
| 0x06060606,
| 0x05050506,
| 0x05050505,
| 0x04040405,
| 0x04040404,
| 0x03030304,
| 0x03030303,
| 0x02020203,
| 0x02020202,
| 0x01010102,
| 0x01010101,
| 0x08080a01,
| 0x0000023f,
| 0x00030600,
| 0x00000000,
| 0x00000a02,
| 0x00001c1c,
| 0x7f000000,
| 0x005f0000,
| 0x12030743,
| 0x00640064,
| 0x00640064,
| 0x00640064,
| 0x00000064,
| 0x00200020,
| 0x00200020,
| 0x00200020,
| 0x00200020,
| 0x00200020,
| 0x00200020,
| 0x00200020,
| 0x0000050e,
| 0x00000000,
| 0x2d8900c8,
| 0x00c80014,
| 0x00000000,
| 0x00008236,
| 0x00000000,
| 0x03030100,
| 0x03030303,
| 0x03030303,
| 0x03030303,
| 0x00400000,
| 0x003a0040,
| 0x00680000,
| 0x00d80120,
| 0x003fffff,
| 0x003fffff,
| 0x00000000,
| 0x00000000,
| 0x003fffff,
| 0x003fffff,
| 0x00000000,
| 0x00000000,
| 0x003fffff,
| 0x003fffff,
| 0x00000000,
| 0x00000000,
| 0x003fffff,
| 0x003fffff,
| 0x00000000,
| 0x00000000,
| 0x003fffff,
| 0x003fffff,
| 0x00000000,
| 0x00000000,
| 0x003fffff,
| 0x003fffff,
| 0x00000000,
| 0x00000000,
| 0x003fffff,
| 0x003fffff,
| 0x00000000,
| 0x00000000,
| 0x00000000,
| 0x00000000,
| 0x00000000
| };
| #endif
|
|
