1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
| // SPDX-License-Identifier: GPL-2.0-or-later
| /*
| * Copyright 1998-2008 VIA Technologies, Inc. All Rights Reserved.
| * Copyright 2001-2008 S3 Graphics, Inc. All Rights Reserved.
|
| */
|
| #include "global.h"
|
| struct GFX_DPA_SETTING GFX_DPA_SETTING_TBL_VT3324[] = {
| /* ClkRange, DVP0, DVP0DataDriving, DVP0ClockDriving, DVP1,
| DVP1Driving, DFPHigh, DFPLow */
| /* CR96, SR2A[5], SR1B[1], SR2A[4], SR1E[2], CR9B,
| SR65, CR97, CR99 */
| /* LCK/VCK < 30000000 will use this value */
| {DPA_CLK_RANGE_30M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00,
| 0x00},
| /* 30000000 < LCK/VCK < 50000000 will use this value */
| {DPA_CLK_RANGE_30_50M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00,
| 0x00},
| /* 50000000 < LCK/VCK < 70000000 will use this value */
| {DPA_CLK_RANGE_50_70M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00,
| 0x00},
| /* 70000000 < LCK/VCK < 100000000 will use this value */
| {DPA_CLK_RANGE_70_100M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00,
| 0x00},
| /* 100000000 < LCK/VCK < 15000000 will use this value */
| {DPA_CLK_RANGE_100_150M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00,
| 0x00},
| /* 15000000 < LCK/VCK will use this value */
| {DPA_CLK_RANGE_150M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08, 0x0E, 0x00,
| 0x00},
| };
|
| struct GFX_DPA_SETTING GFX_DPA_SETTING_TBL_VT3327[] = {
| /* ClkRange,DVP0, DVP0DataDriving, DVP0ClockDriving, DVP1,
| DVP1Driving, DFPHigh, DFPLow */
| /* CR96, SR2A[5], SR1B[1], SR2A[4], SR1E[2], CR9B,
| SR65, CR97, CR99 */
| /* LCK/VCK < 30000000 will use this value */
| {DPA_CLK_RANGE_30M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x08, 0x01},
| /* 30000000 < LCK/VCK < 50000000 will use this value */
| {DPA_CLK_RANGE_30_50M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x08, 0x01},
| /* 50000000 < LCK/VCK < 70000000 will use this value */
| {DPA_CLK_RANGE_50_70M, 0x06, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x08, 0x01},
| /* 70000000 < LCK/VCK < 100000000 will use this value */
| {DPA_CLK_RANGE_70_100M, 0x03, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x08, 0x03},
| /* 100000000 < LCK/VCK < 15000000 will use this value */
| {DPA_CLK_RANGE_100_150M, 0x03, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x01, 0x02},
| /* 15000000 < LCK/VCK will use this value */
| {DPA_CLK_RANGE_150M, 0x00, 0x20, 0x00, 0x10, 0x00, 0x03, 0x00, 0x0D, 0x03},
| };
|
| /* For VT3364: */
| struct GFX_DPA_SETTING GFX_DPA_SETTING_TBL_VT3364[] = {
| /* ClkRange,DVP0, DVP0DataDriving, DVP0ClockDriving, DVP1,
| DVP1Driving, DFPHigh, DFPLow */
| /* CR96, SR2A[5], SR1B[1], SR2A[4], SR1E[2], CR9B,
| SR65, CR97, CR99 */
| /* LCK/VCK < 30000000 will use this value */
| {DPA_CLK_RANGE_30M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x08},
| /* 30000000 < LCK/VCK < 50000000 will use this value */
| {DPA_CLK_RANGE_30_50M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x08},
| /* 50000000 < LCK/VCK < 70000000 will use this value */
| {DPA_CLK_RANGE_50_70M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x08},
| /* 70000000 < LCK/VCK < 100000000 will use this value */
| {DPA_CLK_RANGE_70_100M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x08},
| /* 100000000 < LCK/VCK < 15000000 will use this value */
| {DPA_CLK_RANGE_100_150M, 0x03, 0x00, 0x02, 0x00, 0x00, 0x03, 0x00, 0x00, 0x08},
| /* 15000000 < LCK/VCK will use this value */
| {DPA_CLK_RANGE_150M, 0x01, 0x00, 0x02, 0x10, 0x00, 0x03, 0x00, 0x00, 0x08},
| };
|
|
