hc
2024-12-19 9370bb92b2d16684ee45cf24e879c93c509162da
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
/******************************************************************************
 *
 * Copyright(c) 2019 Realtek Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
 * more details.
 *
 *****************************************************************************/
#define _RTL8852B_OPS_C_
#include "rtl8852b_hal.h"
 
static void read_chip_version_8852b(struct rtw_phl_com_t *phl_com,
                       struct hal_info_t *hal)
{
   hal_mac_get_hwinfo(hal, &(phl_com->hal_spec));
 
}
 
/*******************temp common IO  APIs *******************/
extern u32 hal_read_macreg(struct hal_info_t *hal,
       u32 offset, u32 bit_mask);
extern void hal_write_macreg(struct hal_info_t *hal,
       u32 offset, u32 bit_mask, u32 data);
extern u32 hal_read_bbreg(struct hal_info_t *hal,
       u32 offset, u32 bit_mask);
extern void hal_write_bbreg(struct hal_info_t *hal,
       u32 offset, u32 bit_mask, u32 data);
extern u32 hal_read_rfreg(struct hal_info_t *hal,
       enum rf_path path, u32 offset, u32 bit_mask);
extern void hal_write_rfreg(struct hal_info_t *hal,
       enum rf_path path, u32 offset, u32 bit_mask, u32 data);
 
void hal_set_ops_8852b(struct rtw_phl_com_t *phl_com,
                   struct hal_info_t *hal)
{
   struct hal_ops_t *ops = hal_get_ops(hal);
 
   /*** initialize section ***/
   ops->read_chip_version = read_chip_version_8852b;
   ops->hal_cfg_fw = hal_cfg_fw_8852b;
 
   ops->read_macreg = hal_read_macreg;
   ops->write_macreg = hal_write_macreg;
   ops->read_bbreg = hal_read_bbreg;
   ops->write_bbreg = hal_write_bbreg;
   ops->read_rfreg = hal_read_rfreg;
   ops->write_rfreg = hal_write_rfreg;
 
#ifdef RTW_PHL_BCN
   ops->cfg_bcn = hal_config_beacon_8852b;
   ops->upt_bcn = hal_update_beacon_8852b;
#endif
   ops->get_path_from_ant_num = hal_get_path_from_ant_num_8852b;
   ops->cfg_ppdu_sts = rtw_hal_mac_ppdu_stat_cfg;
 
}
 
#if 0
void hal_set_trx_ops_8852b(struct hal_info_t *hal)
{
   struct hal_trx_ops_t *ops = hal_get_trx_ops(hal);
 
   ops->get_txdesc_len = get_txdesc_len_8852b;
   ops->fill_txdesc_h2c = fill_txdesc_h2c_8852b;
   ops->fill_txdesc_fwdl = fill_txdesc_fwdl_8852b;
   ops->fill_txdesc_pkt = fill_txdesc_pkt_8852b;
}
#endif