hc
2024-12-19 9370bb92b2d16684ee45cf24e879c93c509162da
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2018 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */
 
/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/
 
#ifndef ASIC_REG_SRAM_Y0_X0_RTR_REGS_H_
#define ASIC_REG_SRAM_Y0_X0_RTR_REGS_H_
 
/*
 *****************************************
 *   SRAM_Y0_X0_RTR (Prototype: IC_RTR)
 *****************************************
 */
 
#define mmSRAM_Y0_X0_RTR_HBW_RD_RQ_E_ARB                             0x201100
 
#define mmSRAM_Y0_X0_RTR_HBW_RD_RQ_W_ARB                             0x201104
 
#define mmSRAM_Y0_X0_RTR_HBW_RD_RQ_L_ARB                             0x201110
 
#define mmSRAM_Y0_X0_RTR_HBW_E_ARB_MAX                               0x201120
 
#define mmSRAM_Y0_X0_RTR_HBW_W_ARB_MAX                               0x201124
 
#define mmSRAM_Y0_X0_RTR_HBW_L_ARB_MAX                               0x201130
 
#define mmSRAM_Y0_X0_RTR_HBW_DATA_E_ARB                              0x201140
 
#define mmSRAM_Y0_X0_RTR_HBW_DATA_W_ARB                              0x201144
 
#define mmSRAM_Y0_X0_RTR_HBW_DATA_L_ARB                              0x201148
 
#define mmSRAM_Y0_X0_RTR_HBW_WR_RS_E_ARB                             0x201160
 
#define mmSRAM_Y0_X0_RTR_HBW_WR_RS_W_ARB                             0x201164
 
#define mmSRAM_Y0_X0_RTR_HBW_WR_RS_L_ARB                             0x201168
 
#define mmSRAM_Y0_X0_RTR_LBW_RD_RQ_E_ARB                             0x201200
 
#define mmSRAM_Y0_X0_RTR_LBW_RD_RQ_W_ARB                             0x201204
 
#define mmSRAM_Y0_X0_RTR_LBW_RD_RQ_L_ARB                             0x201210
 
#define mmSRAM_Y0_X0_RTR_LBW_E_ARB_MAX                               0x201220
 
#define mmSRAM_Y0_X0_RTR_LBW_W_ARB_MAX                               0x201224
 
#define mmSRAM_Y0_X0_RTR_LBW_L_ARB_MAX                               0x201230
 
#define mmSRAM_Y0_X0_RTR_LBW_DATA_E_ARB                              0x201240
 
#define mmSRAM_Y0_X0_RTR_LBW_DATA_W_ARB                              0x201244
 
#define mmSRAM_Y0_X0_RTR_LBW_DATA_L_ARB                              0x201248
 
#define mmSRAM_Y0_X0_RTR_LBW_WR_RS_E_ARB                             0x201260
 
#define mmSRAM_Y0_X0_RTR_LBW_WR_RS_W_ARB                             0x201264
 
#define mmSRAM_Y0_X0_RTR_LBW_WR_RS_L_ARB                             0x201268
 
#define mmSRAM_Y0_X0_RTR_DBG_E_ARB                                   0x201300
 
#define mmSRAM_Y0_X0_RTR_DBG_W_ARB                                   0x201304
 
#define mmSRAM_Y0_X0_RTR_DBG_L_ARB                                   0x201310
 
#define mmSRAM_Y0_X0_RTR_DBG_E_ARB_MAX                               0x201320
 
#define mmSRAM_Y0_X0_RTR_DBG_W_ARB_MAX                               0x201324
 
#define mmSRAM_Y0_X0_RTR_DBG_L_ARB_MAX                               0x201330
 
#endif /* ASIC_REG_SRAM_Y0_X0_RTR_REGS_H_ */