// SPDX-License-Identifier: GPL-2.0
|
/*
|
* Copyright (c) 2020 MediaTek Inc.
|
* Copyright (c) 2020 BayLibre, SAS
|
* Author: James Liao <jamesjj.liao@mediatek.com>
|
* Fabien Parent <fparent@baylibre.com>
|
*/
|
|
#include <linux/clk-provider.h>
|
#include <linux/of.h>
|
#include <linux/of_address.h>
|
#include <linux/of_device.h>
|
#include <linux/platform_device.h>
|
|
#include "clk-mtk.h"
|
#include "clk-gate.h"
|
|
#include <dt-bindings/clock/mt8167-clk.h>
|
|
static const struct mtk_gate_regs vdec0_cg_regs = {
|
.set_ofs = 0x0,
|
.clr_ofs = 0x4,
|
.sta_ofs = 0x0,
|
};
|
|
static const struct mtk_gate_regs vdec1_cg_regs = {
|
.set_ofs = 0x8,
|
.clr_ofs = 0xc,
|
.sta_ofs = 0x8,
|
};
|
|
#define GATE_VDEC0_I(_id, _name, _parent, _shift) { \
|
.id = _id, \
|
.name = _name, \
|
.parent_name = _parent, \
|
.regs = &vdec0_cg_regs, \
|
.shift = _shift, \
|
.ops = &mtk_clk_gate_ops_setclr_inv, \
|
}
|
|
#define GATE_VDEC1_I(_id, _name, _parent, _shift) { \
|
.id = _id, \
|
.name = _name, \
|
.parent_name = _parent, \
|
.regs = &vdec1_cg_regs, \
|
.shift = _shift, \
|
.ops = &mtk_clk_gate_ops_setclr_inv, \
|
}
|
|
static const struct mtk_gate vdec_clks[] __initconst = {
|
/* VDEC0 */
|
GATE_VDEC0_I(CLK_VDEC_CKEN, "vdec_cken", "rg_vdec", 0),
|
/* VDEC1 */
|
GATE_VDEC1_I(CLK_VDEC_LARB1_CKEN, "vdec_larb1_cken", "smi_mm", 0),
|
};
|
|
static void __init mtk_vdecsys_init(struct device_node *node)
|
{
|
struct clk_onecell_data *clk_data;
|
int r;
|
|
clk_data = mtk_alloc_clk_data(CLK_VDEC_NR_CLK);
|
|
mtk_clk_register_gates(node, vdec_clks, ARRAY_SIZE(vdec_clks), clk_data);
|
|
r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
|
|
if (r)
|
pr_err("%s(): could not register clock provider: %d\n",
|
__func__, r);
|
|
}
|
CLK_OF_DECLARE(mtk_vdecsys, "mediatek,mt8167-vdecsys", mtk_vdecsys_init);
|
