1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
| /*
| * This file is subject to the terms and conditions of the GNU General Public
| * License. See the file "COPYING" in the main directory of this archive
| * for more details.
| *
| * Copyright (C) 2001 - 2013 Tensilica Inc.
| */
|
| #ifndef _XTENSA_MMU_H
| #define _XTENSA_MMU_H
|
| #ifndef CONFIG_MMU
| #include <asm-generic/mmu.h>
| #else
|
| typedef struct {
| unsigned long asid[NR_CPUS];
| unsigned int cpu;
| } mm_context_t;
|
| #endif /* CONFIG_MMU */
| #endif /* _XTENSA_MMU_H */
|
|
