1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
| /* SPDX-License-Identifier: GPL-2.0-only */
| /*
| * Copyright (c) 2015, Linaro Limited
| */
| #include <linux/linkage.h>
| #include <linux/arm-smccc.h>
|
| #include <asm/asm-offsets.h>
| #include <asm/opcodes-sec.h>
| #include <asm/opcodes-virt.h>
| #include <asm/unwind.h>
|
| /*
| * Wrap c macros in asm macros to delay expansion until after the
| * SMCCC asm macro is expanded.
| */
| .macro SMCCC_SMC
| __SMC(0)
| .endm
|
| .macro SMCCC_HVC
| __HVC(0)
| .endm
|
| .macro SMCCC instr
| UNWIND( .fnstart)
| mov r12, sp
| push {r4-r7}
| UNWIND( .save {r4-r7})
| ldm r12, {r4-r7}
| \instr
| ldr r4, [sp, #36]
| cmp r4, #0
| beq 1f // No quirk structure
| ldr r5, [r4, #ARM_SMCCC_QUIRK_ID_OFFS]
| cmp r5, #ARM_SMCCC_QUIRK_QCOM_A6
| bne 1f // No quirk present
| str r6, [r4, #ARM_SMCCC_QUIRK_STATE_OFFS]
| 1: pop {r4-r7}
| ldr r12, [sp, #(4 * 4)]
| stm r12, {r0-r3}
| bx lr
| UNWIND( .fnend)
| .endm
|
| /*
| * void smccc_smc(unsigned long a0, unsigned long a1, unsigned long a2,
| * unsigned long a3, unsigned long a4, unsigned long a5,
| * unsigned long a6, unsigned long a7, struct arm_smccc_res *res,
| * struct arm_smccc_quirk *quirk)
| */
| ENTRY(__arm_smccc_smc)
| SMCCC SMCCC_SMC
| ENDPROC(__arm_smccc_smc)
|
| /*
| * void smccc_hvc(unsigned long a0, unsigned long a1, unsigned long a2,
| * unsigned long a3, unsigned long a4, unsigned long a5,
| * unsigned long a6, unsigned long a7, struct arm_smccc_res *res,
| * struct arm_smccc_quirk *quirk)
| */
| ENTRY(__arm_smccc_hvc)
| SMCCC SMCCC_HVC
| ENDPROC(__arm_smccc_hvc)
|
|
