1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
| /*
| * Copyright 2013 Freescale Semiconductor, Inc.
| *
| * SPDX-License-Identifier: GPL-2.0+
| */
|
| #include <common.h>
| #include <asm/mmu.h>
|
| struct fsl_e_tlb_entry tlb_table[] = {
| /* TLB 0 - for temp stack in cache */
| SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR, CONFIG_SYS_INIT_RAM_ADDR,
| MAS3_SX|MAS3_SW|MAS3_SR, 0,
| 0, 0, BOOKE_PAGESZ_4K, 0),
| SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 4 * 1024,
| CONFIG_SYS_INIT_RAM_ADDR + 4 * 1024,
| MAS3_SX|MAS3_SW|MAS3_SR, 0,
| 0, 0, BOOKE_PAGESZ_4K, 0),
| SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 8 * 1024,
| CONFIG_SYS_INIT_RAM_ADDR + 8 * 1024,
| MAS3_SX|MAS3_SW|MAS3_SR, 0,
| 0, 0, BOOKE_PAGESZ_4K, 0),
| SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 12 * 1024,
| CONFIG_SYS_INIT_RAM_ADDR + 12 * 1024,
| MAS3_SX|MAS3_SW|MAS3_SR, 0,
| 0, 0, BOOKE_PAGESZ_4K, 0),
|
| /* TLB 1 */
| /* *I*** - Covers boot page */
| SET_TLB_ENTRY(1, 0xfffff000, 0xfffff000,
| MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I,
| 0, 0, BOOKE_PAGESZ_4K, 1),
|
| /* *I*G* - CCSRBAR */
| SET_TLB_ENTRY(1, CONFIG_SYS_CCSRBAR, CONFIG_SYS_CCSRBAR_PHYS,
| MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
| 0, 1, BOOKE_PAGESZ_4M, 1),
|
| /* W**G* - Flash, localbus */
| /* This will be changed to *I*G* after relocation to RAM. */
| SET_TLB_ENTRY(1, CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE_PHYS,
| MAS3_SX|MAS3_SW|MAS3_SR, MAS2_W|MAS2_G,
| 0, 2, BOOKE_PAGESZ_256M, 1),
|
| /* *I*G* - PCI */
| SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_MEM_VIRT, CONFIG_SYS_PCIE3_MEM_PHYS,
| MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
| 0, 3, BOOKE_PAGESZ_1G, 1),
|
| /* *I*G* - PCI */
| SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_MEM_VIRT + 0x40000000,
| CONFIG_SYS_PCIE3_MEM_PHYS + 0x40000000,
| MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
| 0, 4, BOOKE_PAGESZ_256M, 1),
|
| SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_MEM_VIRT + 0x50000000,
| CONFIG_SYS_PCIE3_MEM_PHYS + 0x50000000,
| MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
| 0, 5, BOOKE_PAGESZ_256M, 1),
|
| /* *I*G* - PCI I/O */
| SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_IO_VIRT, CONFIG_SYS_PCIE3_IO_PHYS,
| MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
| 0, 6, BOOKE_PAGESZ_256K, 1),
|
| /* Bman/Qman */
| SET_TLB_ENTRY(1, CONFIG_SYS_BMAN_MEM_BASE, CONFIG_SYS_BMAN_MEM_PHYS,
| MAS3_SW|MAS3_SR, 0,
| 0, 7, BOOKE_PAGESZ_1M, 1),
| SET_TLB_ENTRY(1, CONFIG_SYS_BMAN_MEM_BASE + 0x00100000,
| CONFIG_SYS_BMAN_MEM_PHYS + 0x00100000,
| MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
| 0, 8, BOOKE_PAGESZ_1M, 1),
| SET_TLB_ENTRY(1, CONFIG_SYS_QMAN_MEM_BASE, CONFIG_SYS_QMAN_MEM_PHYS,
| MAS3_SW|MAS3_SR, MAS2_M,
| 0, 9, BOOKE_PAGESZ_1M, 1),
| SET_TLB_ENTRY(1, CONFIG_SYS_QMAN_MEM_BASE + 0x00100000,
| CONFIG_SYS_QMAN_MEM_PHYS + 0x00100000,
| MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
| 0, 10, BOOKE_PAGESZ_1M, 1),
|
| SET_TLB_ENTRY(1, CONFIG_SYS_NAND_BASE, CONFIG_SYS_NAND_BASE_PHYS,
| MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
| 0, 11, BOOKE_PAGESZ_16K, 1),
|
| #ifdef CONFIG_SYS_RAMBOOT
| SET_TLB_ENTRY(1, CONFIG_SYS_DDR_SDRAM_BASE,
| CONFIG_SYS_DDR_SDRAM_BASE,
| MAS3_SX|MAS3_SW|MAS3_SR, 0,
| 0, 12, BOOKE_PAGESZ_256M, 1),
|
| SET_TLB_ENTRY(1, CONFIG_SYS_DDR_SDRAM_BASE + 0x10000000,
| CONFIG_SYS_DDR_SDRAM_BASE + 0x10000000,
| MAS3_SX|MAS3_SW|MAS3_SR, 0,
| 0, 13, BOOKE_PAGESZ_256M, 1),
| #endif
| };
|
| int num_tlb_entries = ARRAY_SIZE(tlb_table);
|
|
