1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
| /*
| * (C) Copyright 2011
| * Stefano Babic, DENX Software Engineering, sbabic@denx.de.
| *
| * SPDX-License-Identifier: GPL-2.0+
| */
|
| #ifndef __ASM_ARCH_CLOCK_H
| #define __ASM_ARCH_CLOCK_H
|
| #include <common.h>
|
| #ifdef CONFIG_MX35_HCLK_FREQ
| #define MXC_HCLK CONFIG_MX35_HCLK_FREQ
| #else
| #define MXC_HCLK 24000000
| #endif
|
| #ifdef CONFIG_MX35_CLK32
| #define MXC_CLK32 CONFIG_MX35_CLK32
| #else
| #define MXC_CLK32 32768
| #endif
|
| enum mxc_clock {
| MXC_ARM_CLK,
| MXC_AHB_CLK,
| MXC_IPG_CLK,
| MXC_IPG_PERCLK,
| MXC_UART_CLK,
| MXC_ESDHC1_CLK,
| MXC_ESDHC2_CLK,
| MXC_ESDHC3_CLK,
| MXC_USB_CLK,
| MXC_CSPI_CLK,
| MXC_FEC_CLK,
| MXC_I2C_CLK,
| };
|
| enum mxc_main_clock {
| CPU_CLK,
| AHB_CLK,
| IPG_CLK,
| IPG_PER_CLK,
| NFC_CLK,
| USB_CLK,
| HSP_CLK,
| };
|
| enum mxc_peri_clock {
| UART1_BAUD,
| UART2_BAUD,
| UART3_BAUD,
| SSI1_BAUD,
| SSI2_BAUD,
| CSI_BAUD,
| MSHC_CLK,
| ESDHC1_CLK,
| ESDHC2_CLK,
| ESDHC3_CLK,
| SPDIF_CLK,
| SPI1_CLK,
| SPI2_CLK,
| };
|
| u32 imx_get_uartclk(void);
| u32 imx_get_fecclk(void);
| unsigned int mxc_get_clock(enum mxc_clock clk);
|
| #endif /* __ASM_ARCH_CLOCK_H */
|
|
