1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
| /* Debugging macro include header
| *
| * Copyright (C) 1994-1999 Russell King
| * Moved from linux/arch/arm/kernel/debug.S by Ben Dooks
| * Modified for ASM9260 by Oleksij Remepl <linux@rempel-privat.de>
| *
| * This program is free software; you can redistribute it and/or modify
| * it under the terms of the GNU General Public License version 2 as
| * published by the Free Software Foundation.
| *
| */
|
| .macro addruart, rp, rv, tmp
| ldr \rp, = CONFIG_DEBUG_UART_PHYS
| ldr \rv, = CONFIG_DEBUG_UART_VIRT
| .endm
|
| .macro waituart,rd,rx
| .endm
|
| .macro senduart,rd,rx
| str \rd, [\rx, #0x50] @ TXDATA
| .endm
|
| .macro busyuart,rd,rx
| 1002: ldr \rd, [\rx, #0x60] @ STAT
| tst \rd, #1 << 27 @ TXEMPTY
| beq 1002b @ wait until transmit done
| .endm
|
|
