1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
| /* SPDX-License-Identifier: ISC */
| /*
| * Copyright (C) 2016 Felix Fietkau <nbd@nbd.name>
| */
| #ifndef __MT76_DMA_H
| #define __MT76_DMA_H
|
| #define DMA_DUMMY_DATA ((void *)~0)
|
| #define MT_RING_SIZE 0x10
|
| #define MT_DMA_CTL_SD_LEN1 GENMASK(13, 0)
| #define MT_DMA_CTL_LAST_SEC1 BIT(14)
| #define MT_DMA_CTL_BURST BIT(15)
| #define MT_DMA_CTL_SD_LEN0 GENMASK(29, 16)
| #define MT_DMA_CTL_LAST_SEC0 BIT(30)
| #define MT_DMA_CTL_DMA_DONE BIT(31)
|
| #define MT_DMA_HDR_LEN 4
| #define MT_RX_INFO_LEN 4
| #define MT_FCE_INFO_LEN 4
| #define MT_RX_RXWI_LEN 32
|
| struct mt76_desc {
| __le32 buf0;
| __le32 ctrl;
| __le32 buf1;
| __le32 info;
| } __packed __aligned(4);
|
| enum mt76_qsel {
| MT_QSEL_MGMT,
| MT_QSEL_HCCA,
| MT_QSEL_EDCA,
| MT_QSEL_EDCA_2,
| };
|
| enum mt76_mcu_evt_type {
| EVT_CMD_DONE,
| EVT_CMD_ERROR,
| EVT_CMD_RETRY,
| EVT_EVENT_PWR_RSP,
| EVT_EVENT_WOW_RSP,
| EVT_EVENT_CARRIER_DETECT_RSP,
| EVT_EVENT_DFS_DETECT_RSP,
| };
|
| void mt76_dma_attach(struct mt76_dev *dev);
| void mt76_dma_cleanup(struct mt76_dev *dev);
|
| #endif
|
|
