/*
|
*
|
* Copyright (C) 2016 Advanced Micro Devices, Inc.
|
*
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
* copy of this software and associated documentation files (the "Software"),
|
* to deal in the Software without restriction, including without limitation
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
* and/or sell copies of the Software, and to permit persons to whom the
|
* Software is furnished to do so, subject to the following conditions:
|
*
|
* The above copyright notice and this permission notice shall be included
|
* in all copies or substantial portions of the Software.
|
*
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
|
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
* THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
|
* AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
*/
|
|
#ifndef VCE_1_0_SH_MASK_H
|
#define VCE_1_0_SH_MASK_H
|
|
#define VCE_LMI_CACHE_CTRL__VCPU_EN_MASK 0x00000001L
|
#define VCE_LMI_CACHE_CTRL__VCPU_EN__SHIFT 0x00000000
|
#define VCE_LMI_CTRL2__STALL_ARB_UMC_MASK 0x00000100L
|
#define VCE_LMI_CTRL2__STALL_ARB_UMC__SHIFT 0x00000008
|
#define VCE_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK 0x00200000L
|
#define VCE_LMI_CTRL__VCPU_DATA_COHERENCY_EN__SHIFT 0x00000015
|
#define VCE_LMI_SWAP_CNTL1__RD_MC_CID_SWAP_MASK 0x00003ffcL
|
#define VCE_LMI_SWAP_CNTL1__RD_MC_CID_SWAP__SHIFT 0x00000002
|
#define VCE_LMI_SWAP_CNTL1__VCPU_R_MC_SWAP_MASK 0x00000003L
|
#define VCE_LMI_SWAP_CNTL1__VCPU_R_MC_SWAP__SHIFT 0x00000000
|
#define VCE_LMI_SWAP_CNTL__VCPU_W_MC_SWAP_MASK 0x00000003L
|
#define VCE_LMI_SWAP_CNTL__VCPU_W_MC_SWAP__SHIFT 0x00000000
|
#define VCE_LMI_SWAP_CNTL__WR_MC_CID_SWAP_MASK 0x00003ffcL
|
#define VCE_LMI_SWAP_CNTL__WR_MC_CID_SWAP__SHIFT 0x00000002
|
#define VCE_LMI_VCPU_CACHE_40BIT_BAR__BAR_MASK 0xffffffffL
|
#define VCE_LMI_VCPU_CACHE_40BIT_BAR__BAR__SHIFT 0x00000000
|
#define VCE_RB_BASE_HI2__RB_BASE_HI_MASK 0xffffffffL
|
#define VCE_RB_BASE_HI2__RB_BASE_HI__SHIFT 0x00000000
|
#define VCE_RB_BASE_HI__RB_BASE_HI_MASK 0xffffffffL
|
#define VCE_RB_BASE_HI__RB_BASE_HI__SHIFT 0x00000000
|
#define VCE_RB_BASE_LO2__RB_BASE_LO_MASK 0xffffffc0L
|
#define VCE_RB_BASE_LO2__RB_BASE_LO__SHIFT 0x00000006
|
#define VCE_RB_BASE_LO__RB_BASE_LO_MASK 0xffffffc0L
|
#define VCE_RB_BASE_LO__RB_BASE_LO__SHIFT 0x00000006
|
#define VCE_RB_RPTR2__RB_RPTR_MASK 0x007ffff0L
|
#define VCE_RB_RPTR2__RB_RPTR__SHIFT 0x00000004
|
#define VCE_RB_RPTR__RB_RPTR_MASK 0x007ffff0L
|
#define VCE_RB_RPTR__RB_RPTR__SHIFT 0x00000004
|
#define VCE_RB_SIZE2__RB_SIZE_MASK 0x007ffff0L
|
#define VCE_RB_SIZE2__RB_SIZE__SHIFT 0x00000004
|
#define VCE_RB_SIZE__RB_SIZE_MASK 0x007ffff0L
|
#define VCE_RB_SIZE__RB_SIZE__SHIFT 0x00000004
|
#define VCE_RB_WPTR2__RB_WPTR_MASK 0x007ffff0L
|
#define VCE_RB_WPTR2__RB_WPTR__SHIFT 0x00000004
|
#define VCE_RB_WPTR__RB_WPTR_MASK 0x007ffff0L
|
#define VCE_RB_WPTR__RB_WPTR__SHIFT 0x00000004
|
#define VCE_SOFT_RESET__ECPU_SOFT_RESET_MASK 0x00000001L
|
#define VCE_SOFT_RESET__ECPU_SOFT_RESET__SHIFT 0x00000000
|
#define VCE_STATUS__JOB_BUSY_MASK 0x00000001L
|
#define VCE_STATUS__JOB_BUSY__SHIFT 0x00000000
|
#define VCE_STATUS__UENC_BUSY_MASK 0x00000100L
|
#define VCE_STATUS__UENC_BUSY__SHIFT 0x00000008
|
#define VCE_STATUS__VCPU_REPORT_MASK 0x000000feL
|
#define VCE_STATUS__VCPU_REPORT__SHIFT 0x00000001
|
#define VCE_SYS_INT_ACK__VCE_SYS_INT_TRAP_INTERRUPT_ACK_MASK 0x00000008L
|
#define VCE_SYS_INT_ACK__VCE_SYS_INT_TRAP_INTERRUPT_ACK__SHIFT 0x00000003
|
#define VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK 0x00000008L
|
#define VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN__SHIFT 0x00000003
|
#define VCE_SYS_INT_STATUS__VCE_SYS_INT_TRAP_INTERRUPT_INT_MASK 0x00000008L
|
#define VCE_SYS_INT_STATUS__VCE_SYS_INT_TRAP_INTERRUPT_INT__SHIFT 0x00000003
|
#define VCE_UENC_DMA_DCLK_CTRL__RDDMCLK_FORCEON_MASK 0x00000002L
|
#define VCE_UENC_DMA_DCLK_CTRL__RDDMCLK_FORCEON__SHIFT 0x00000001
|
#define VCE_UENC_DMA_DCLK_CTRL__REGCLK_FORCEON_MASK 0x00000004L
|
#define VCE_UENC_DMA_DCLK_CTRL__REGCLK_FORCEON__SHIFT 0x00000002
|
#define VCE_UENC_DMA_DCLK_CTRL__WRDMCLK_FORCEON_MASK 0x00000001L
|
#define VCE_UENC_DMA_DCLK_CTRL__WRDMCLK_FORCEON__SHIFT 0x00000000
|
#define VCE_VCPU_CACHE_OFFSET0__OFFSET_MASK 0x0fffffffL
|
#define VCE_VCPU_CACHE_OFFSET0__OFFSET__SHIFT 0x00000000
|
#define VCE_VCPU_CACHE_OFFSET1__OFFSET_MASK 0x0fffffffL
|
#define VCE_VCPU_CACHE_OFFSET1__OFFSET__SHIFT 0x00000000
|
#define VCE_VCPU_CACHE_OFFSET2__OFFSET_MASK 0x0fffffffL
|
#define VCE_VCPU_CACHE_OFFSET2__OFFSET__SHIFT 0x00000000
|
#define VCE_VCPU_CACHE_SIZE0__SIZE_MASK 0x00ffffffL
|
#define VCE_VCPU_CACHE_SIZE0__SIZE__SHIFT 0x00000000
|
#define VCE_VCPU_CACHE_SIZE1__SIZE_MASK 0x00ffffffL
|
#define VCE_VCPU_CACHE_SIZE1__SIZE__SHIFT 0x00000000
|
#define VCE_VCPU_CACHE_SIZE2__SIZE_MASK 0x00ffffffL
|
#define VCE_VCPU_CACHE_SIZE2__SIZE__SHIFT 0x00000000
|
#define VCE_VCPU_CNTL__CLK_EN_MASK 0x00000001L
|
#define VCE_VCPU_CNTL__CLK_EN__SHIFT 0x00000000
|
#define VCE_VCPU_CNTL__RBBM_SOFT_RESET_MASK 0x00040000L
|
#define VCE_VCPU_CNTL__RBBM_SOFT_RESET__SHIFT 0x00000012
|
|
#endif
|
