1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
| /*
| * Routines to identify additional cpu features that are scattered in
| * cpuid space.
| */
| #include <linux/cpu.h>
|
| #include <asm/memtype.h>
| #include <asm/apic.h>
| #include <asm/processor.h>
|
| #include "cpu.h"
|
| struct cpuid_bit {
| u16 feature;
| u8 reg;
| u8 bit;
| u32 level;
| u32 sub_leaf;
| };
|
| /*
| * Please keep the leaf sorted by cpuid_bit.level for faster search.
| * X86_FEATURE_MBA is supported by both Intel and AMD. But the CPUID
| * levels are different and there is a separate entry for each.
| */
| static const struct cpuid_bit cpuid_bits[] = {
| { X86_FEATURE_APERFMPERF, CPUID_ECX, 0, 0x00000006, 0 },
| { X86_FEATURE_EPB, CPUID_ECX, 3, 0x00000006, 0 },
| { X86_FEATURE_RRSBA_CTRL, CPUID_EDX, 2, 0x00000007, 2 },
| { X86_FEATURE_CQM_LLC, CPUID_EDX, 1, 0x0000000f, 0 },
| { X86_FEATURE_CQM_OCCUP_LLC, CPUID_EDX, 0, 0x0000000f, 1 },
| { X86_FEATURE_CQM_MBM_TOTAL, CPUID_EDX, 1, 0x0000000f, 1 },
| { X86_FEATURE_CQM_MBM_LOCAL, CPUID_EDX, 2, 0x0000000f, 1 },
| { X86_FEATURE_CAT_L3, CPUID_EBX, 1, 0x00000010, 0 },
| { X86_FEATURE_CAT_L2, CPUID_EBX, 2, 0x00000010, 0 },
| { X86_FEATURE_CDP_L3, CPUID_ECX, 2, 0x00000010, 1 },
| { X86_FEATURE_CDP_L2, CPUID_ECX, 2, 0x00000010, 2 },
| { X86_FEATURE_MBA, CPUID_EBX, 3, 0x00000010, 0 },
| { X86_FEATURE_PER_THREAD_MBA, CPUID_ECX, 0, 0x00000010, 3 },
| { X86_FEATURE_HW_PSTATE, CPUID_EDX, 7, 0x80000007, 0 },
| { X86_FEATURE_CPB, CPUID_EDX, 9, 0x80000007, 0 },
| { X86_FEATURE_PROC_FEEDBACK, CPUID_EDX, 11, 0x80000007, 0 },
| { X86_FEATURE_MBA, CPUID_EBX, 6, 0x80000008, 0 },
| { X86_FEATURE_SME, CPUID_EAX, 0, 0x8000001f, 0 },
| { X86_FEATURE_SEV, CPUID_EAX, 1, 0x8000001f, 0 },
| { X86_FEATURE_SEV_ES, CPUID_EAX, 3, 0x8000001f, 0 },
| { X86_FEATURE_SME_COHERENT, CPUID_EAX, 10, 0x8000001f, 0 },
| { 0, 0, 0, 0, 0 }
| };
|
| void init_scattered_cpuid_features(struct cpuinfo_x86 *c)
| {
| u32 max_level;
| u32 regs[4];
| const struct cpuid_bit *cb;
|
| for (cb = cpuid_bits; cb->feature; cb++) {
|
| /* Verify that the level is valid */
| max_level = cpuid_eax(cb->level & 0xffff0000);
| if (max_level < cb->level ||
| max_level > (cb->level | 0xffff))
| continue;
|
| cpuid_count(cb->level, cb->sub_leaf, ®s[CPUID_EAX],
| ®s[CPUID_EBX], ®s[CPUID_ECX],
| ®s[CPUID_EDX]);
|
| if (regs[cb->reg] & (1 << cb->bit))
| set_cpu_cap(c, cb->feature);
| }
| }
|
|
