/*
|
* Copyright (C) 2014 Eukréa Electromatique
|
* Author: Eric Bénard <eric@eukrea.com>
|
* Fabio Estevam <fabio.estevam@freescale.com>
|
* Jon Nettleton <jon.nettleton@gmail.com>
|
*
|
* based on sabresd.c which is :
|
* Copyright (C) 2012 Freescale Semiconductor, Inc.
|
* and on hummingboard.c which is :
|
* Copyright (C) 2013 SolidRun ltd.
|
* Copyright (C) 2013 Jon Nettleton <jon.nettleton@gmail.com>.
|
*
|
* SPDX-License-Identifier: GPL-2.0+
|
*/
|
|
#include <asm/arch/clock.h>
|
#include <asm/arch/sys_proto.h>
|
#include <asm/arch/imx-regs.h>
|
#include <asm/arch/iomux.h>
|
#include <asm/arch/mx6-pins.h>
|
#include <linux/errno.h>
|
#include <asm/gpio.h>
|
#include <asm/mach-imx/iomux-v3.h>
|
#include <asm/mach-imx/boot_mode.h>
|
#include <asm/mach-imx/mxc_i2c.h>
|
#include <asm/mach-imx/spi.h>
|
#include <asm/mach-imx/video.h>
|
#include <i2c.h>
|
#include <mmc.h>
|
#include <fsl_esdhc.h>
|
#include <miiphy.h>
|
#include <netdev.h>
|
#include <asm/arch/mxc_hdmi.h>
|
#include <asm/arch/crm_regs.h>
|
#include <linux/fb.h>
|
#include <ipu_pixfmt.h>
|
#include <asm/io.h>
|
#include <asm/arch/sys_proto.h>
|
DECLARE_GLOBAL_DATA_PTR;
|
|
#define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
|
PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
|
PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
|
#define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP | \
|
PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm | \
|
PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
|
#define USDHC_PAD_CLK_CTRL (PAD_CTL_SPEED_LOW | \
|
PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | \
|
PAD_CTL_HYS)
|
|
#define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
|
PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
|
|
#define ENET_PAD_CTRL_PD (PAD_CTL_PUS_100K_DOWN | \
|
PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
|
|
#define ENET_PAD_CTRL_CLK ((PAD_CTL_PUS_100K_UP & ~PAD_CTL_PKE) | \
|
PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)
|
|
#define I2C_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
|
PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
|
PAD_CTL_ODE | PAD_CTL_SRE_FAST)
|
|
#define SPI_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_SPEED_MED | \
|
PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)
|
|
static int board_type = -1;
|
#define BOARD_IS_MARSBOARD 0
|
#define BOARD_IS_RIOTBOARD 1
|
|
int dram_init(void)
|
{
|
gd->ram_size = get_ram_size((void *)PHYS_SDRAM, PHYS_SDRAM_SIZE);
|
|
return 0;
|
}
|
|
static iomux_v3_cfg_t const uart2_pads[] = {
|
MX6_PAD_EIM_D26__UART2_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
|
MX6_PAD_EIM_D27__UART2_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
|
};
|
|
static void setup_iomux_uart(void)
|
{
|
imx_iomux_v3_setup_multiple_pads(uart2_pads, ARRAY_SIZE(uart2_pads));
|
}
|
|
iomux_v3_cfg_t const enet_pads[] = {
|
MX6_PAD_ENET_MDIO__ENET_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_ENET_MDC__ENET_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
/* GPIO16 -> AR8035 25MHz */
|
MX6_PAD_GPIO_16__ENET_REF_CLK | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_RGMII_TXC__RGMII_TXC | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_RGMII_TD0__RGMII_TD0 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_TD1__RGMII_TD1 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_TD2__RGMII_TD2 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_TD3__RGMII_TD3 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_TX_CTL__RGMII_TX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
/* AR8035 CLK_25M --> ENET_REF_CLK (V22) */
|
MX6_PAD_ENET_REF_CLK__ENET_TX_CLK | MUX_PAD_CTRL(ENET_PAD_CTRL_CLK),
|
MX6_PAD_RGMII_RXC__RGMII_RXC | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_RD0__RGMII_RD0 | MUX_PAD_CTRL(ENET_PAD_CTRL_PD),
|
MX6_PAD_RGMII_RD1__RGMII_RD1 | MUX_PAD_CTRL(ENET_PAD_CTRL_PD),
|
MX6_PAD_RGMII_RD2__RGMII_RD2 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_RD3__RGMII_RD3 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_RX_CTL__RGMII_RX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL_PD),
|
/* AR8035 PHY Reset */
|
MX6_PAD_EIM_D31__GPIO3_IO31 | MUX_PAD_CTRL(ENET_PAD_CTRL_PD),
|
/* AR8035 PHY Interrupt */
|
MX6_PAD_ENET_TX_EN__GPIO1_IO28 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
};
|
|
static void setup_iomux_enet(void)
|
{
|
imx_iomux_v3_setup_multiple_pads(enet_pads, ARRAY_SIZE(enet_pads));
|
|
/* Reset AR8035 PHY */
|
gpio_direction_output(IMX_GPIO_NR(3, 31) , 0);
|
mdelay(2);
|
gpio_set_value(IMX_GPIO_NR(3, 31), 1);
|
}
|
|
int mx6_rgmii_rework(struct phy_device *phydev)
|
{
|
/* from linux/arch/arm/mach-imx/mach-imx6q.c :
|
* Ar803x phy SmartEEE feature cause link status generates glitch,
|
* which cause ethernet link down/up issue, so disable SmartEEE
|
*/
|
phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x7);
|
phy_write(phydev, MDIO_DEVAD_NONE, 0xe, 0x805d);
|
phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x4003);
|
|
return 0;
|
}
|
|
int board_phy_config(struct phy_device *phydev)
|
{
|
mx6_rgmii_rework(phydev);
|
|
if (phydev->drv->config)
|
phydev->drv->config(phydev);
|
|
return 0;
|
}
|
|
iomux_v3_cfg_t const usdhc2_pads[] = {
|
MX6_PAD_SD2_CLK__SD2_CLK | MUX_PAD_CTRL(USDHC_PAD_CLK_CTRL),
|
MX6_PAD_SD2_CMD__SD2_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD2_DAT0__SD2_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD2_DAT1__SD2_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD2_DAT2__SD2_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD2_DAT3__SD2_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_GPIO_2__GPIO1_IO02 | MUX_PAD_CTRL(NO_PAD_CTRL), /* WP */
|
MX6_PAD_GPIO_4__GPIO1_IO04 | MUX_PAD_CTRL(NO_PAD_CTRL), /* CD */
|
};
|
|
iomux_v3_cfg_t const usdhc3_pads[] = {
|
MX6_PAD_SD3_CLK__SD3_CLK | MUX_PAD_CTRL(USDHC_PAD_CLK_CTRL),
|
MX6_PAD_SD3_CMD__SD3_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD3_DAT0__SD3_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD3_DAT1__SD3_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD3_DAT2__SD3_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD3_DAT3__SD3_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
};
|
|
iomux_v3_cfg_t const riotboard_usdhc3_pads[] = {
|
MX6_PAD_SD3_DAT4__GPIO7_IO01 | MUX_PAD_CTRL(NO_PAD_CTRL), /* WP */
|
MX6_PAD_SD3_DAT5__GPIO7_IO00 | MUX_PAD_CTRL(NO_PAD_CTRL), /* CD */
|
};
|
|
iomux_v3_cfg_t const usdhc4_pads[] = {
|
MX6_PAD_SD4_CLK__SD4_CLK | MUX_PAD_CTRL(USDHC_PAD_CLK_CTRL),
|
MX6_PAD_SD4_CMD__SD4_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD4_DAT0__SD4_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD4_DAT1__SD4_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD4_DAT2__SD4_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD4_DAT3__SD4_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
/* eMMC RST */
|
MX6_PAD_NANDF_ALE__GPIO6_IO08 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
};
|
|
#ifdef CONFIG_FSL_ESDHC
|
struct fsl_esdhc_cfg usdhc_cfg[3] = {
|
{USDHC2_BASE_ADDR},
|
{USDHC3_BASE_ADDR},
|
{USDHC4_BASE_ADDR},
|
};
|
|
#define USDHC2_CD_GPIO IMX_GPIO_NR(1, 4)
|
#define USDHC3_CD_GPIO IMX_GPIO_NR(7, 0)
|
|
int board_mmc_getcd(struct mmc *mmc)
|
{
|
struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
|
int ret = 0;
|
|
switch (cfg->esdhc_base) {
|
case USDHC2_BASE_ADDR:
|
ret = !gpio_get_value(USDHC2_CD_GPIO);
|
break;
|
case USDHC3_BASE_ADDR:
|
if (board_type == BOARD_IS_RIOTBOARD)
|
ret = !gpio_get_value(USDHC3_CD_GPIO);
|
else if (board_type == BOARD_IS_MARSBOARD)
|
ret = 1; /* eMMC/uSDHC3 is always present */
|
break;
|
case USDHC4_BASE_ADDR:
|
ret = 1; /* eMMC/uSDHC4 is always present */
|
break;
|
}
|
|
return ret;
|
}
|
|
int board_mmc_init(bd_t *bis)
|
{
|
int ret;
|
int i;
|
|
/*
|
* According to the board_mmc_init() the following map is done:
|
* (U-Boot device node) (Physical Port)
|
* ** RiOTboard :
|
* mmc0 SDCard slot (bottom)
|
* mmc1 uSDCard slot (top)
|
* mmc2 eMMC
|
* ** MarSBoard :
|
* mmc0 uSDCard slot (bottom)
|
* mmc1 eMMC
|
*/
|
for (i = 0; i < CONFIG_SYS_FSL_USDHC_NUM; i++) {
|
switch (i) {
|
case 0:
|
imx_iomux_v3_setup_multiple_pads(
|
usdhc2_pads, ARRAY_SIZE(usdhc2_pads));
|
gpio_direction_input(USDHC2_CD_GPIO);
|
usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
|
usdhc_cfg[0].max_bus_width = 4;
|
break;
|
case 1:
|
imx_iomux_v3_setup_multiple_pads(
|
usdhc3_pads, ARRAY_SIZE(usdhc3_pads));
|
if (board_type == BOARD_IS_RIOTBOARD) {
|
imx_iomux_v3_setup_multiple_pads(
|
riotboard_usdhc3_pads,
|
ARRAY_SIZE(riotboard_usdhc3_pads));
|
gpio_direction_input(USDHC3_CD_GPIO);
|
} else {
|
gpio_direction_output(IMX_GPIO_NR(7, 8) , 0);
|
udelay(250);
|
gpio_set_value(IMX_GPIO_NR(7, 8), 1);
|
}
|
usdhc_cfg[1].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
|
usdhc_cfg[1].max_bus_width = 4;
|
break;
|
case 2:
|
imx_iomux_v3_setup_multiple_pads(
|
usdhc4_pads, ARRAY_SIZE(usdhc4_pads));
|
usdhc_cfg[2].sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
|
usdhc_cfg[2].max_bus_width = 4;
|
gpio_direction_output(IMX_GPIO_NR(6, 8) , 0);
|
udelay(250);
|
gpio_set_value(IMX_GPIO_NR(6, 8), 1);
|
break;
|
default:
|
printf("Warning: you configured more USDHC controllers"
|
"(%d) then supported by the board (%d)\n",
|
i + 1, CONFIG_SYS_FSL_USDHC_NUM);
|
return -EINVAL;
|
}
|
|
ret = fsl_esdhc_initialize(bis, &usdhc_cfg[i]);
|
if (ret)
|
return ret;
|
}
|
|
return 0;
|
}
|
#endif
|
|
#ifdef CONFIG_MXC_SPI
|
iomux_v3_cfg_t const ecspi1_pads[] = {
|
MX6_PAD_EIM_D16__ECSPI1_SCLK | MUX_PAD_CTRL(SPI_PAD_CTRL),
|
MX6_PAD_EIM_D17__ECSPI1_MISO | MUX_PAD_CTRL(SPI_PAD_CTRL),
|
MX6_PAD_EIM_D18__ECSPI1_MOSI | MUX_PAD_CTRL(SPI_PAD_CTRL),
|
MX6_PAD_EIM_EB2__GPIO2_IO30 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
};
|
|
int board_spi_cs_gpio(unsigned bus, unsigned cs)
|
{
|
return (bus == 0 && cs == 0) ? (IMX_GPIO_NR(2, 30)) : -1;
|
}
|
|
static void setup_spi(void)
|
{
|
imx_iomux_v3_setup_multiple_pads(ecspi1_pads, ARRAY_SIZE(ecspi1_pads));
|
}
|
#endif
|
|
struct i2c_pads_info i2c_pad_info1 = {
|
.scl = {
|
.i2c_mode = MX6_PAD_CSI0_DAT9__I2C1_SCL
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
.gpio_mode = MX6_PAD_CSI0_DAT9__GPIO5_IO27
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
.gp = IMX_GPIO_NR(5, 27)
|
},
|
.sda = {
|
.i2c_mode = MX6_PAD_CSI0_DAT8__I2C1_SDA
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
.gpio_mode = MX6_PAD_CSI0_DAT8__GPIO5_IO26
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
.gp = IMX_GPIO_NR(5, 26)
|
}
|
};
|
|
struct i2c_pads_info i2c_pad_info2 = {
|
.scl = {
|
.i2c_mode = MX6_PAD_KEY_COL3__I2C2_SCL
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
.gpio_mode = MX6_PAD_KEY_COL3__GPIO4_IO12
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
.gp = IMX_GPIO_NR(4, 12)
|
},
|
.sda = {
|
.i2c_mode = MX6_PAD_KEY_ROW3__I2C2_SDA
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
.gpio_mode = MX6_PAD_KEY_ROW3__GPIO4_IO13
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
.gp = IMX_GPIO_NR(4, 13)
|
}
|
};
|
|
struct i2c_pads_info i2c_pad_info3 = {
|
.scl = {
|
.i2c_mode = MX6_PAD_GPIO_5__I2C3_SCL
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
.gpio_mode = MX6_PAD_GPIO_5__GPIO1_IO05
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
.gp = IMX_GPIO_NR(1, 5)
|
},
|
.sda = {
|
.i2c_mode = MX6_PAD_GPIO_6__I2C3_SDA
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
.gpio_mode = MX6_PAD_GPIO_6__GPIO1_IO06
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
.gp = IMX_GPIO_NR(1, 6)
|
}
|
};
|
|
iomux_v3_cfg_t const tft_pads_riot[] = {
|
/* LCD_PWR_EN */
|
MX6_PAD_ENET_TXD1__GPIO1_IO29 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
/* TOUCH_INT */
|
MX6_PAD_NANDF_CS1__GPIO6_IO14 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
/* LED_PWR_EN */
|
MX6_PAD_NANDF_CS2__GPIO6_IO15 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
/* BL LEVEL */
|
MX6_PAD_SD1_CMD__GPIO1_IO18 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
};
|
|
iomux_v3_cfg_t const tft_pads_mars[] = {
|
/* LCD_PWR_EN */
|
MX6_PAD_ENET_TXD1__GPIO1_IO29 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
/* TOUCH_INT */
|
MX6_PAD_NANDF_CS1__GPIO6_IO14 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
/* LED_PWR_EN */
|
MX6_PAD_NANDF_CS2__GPIO6_IO15 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
/* BL LEVEL (PWM4) */
|
MX6_PAD_SD4_DAT2__GPIO2_IO10 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
};
|
|
#if defined(CONFIG_VIDEO_IPUV3)
|
|
static void enable_lvds(struct display_info_t const *dev)
|
{
|
struct iomuxc *iomux = (struct iomuxc *)
|
IOMUXC_BASE_ADDR;
|
setbits_le32(&iomux->gpr[2],
|
IOMUXC_GPR2_DATA_WIDTH_CH0_24BIT);
|
/* set backlight level to ON */
|
if (board_type == BOARD_IS_RIOTBOARD)
|
gpio_direction_output(IMX_GPIO_NR(1, 18) , 1);
|
else if (board_type == BOARD_IS_MARSBOARD)
|
gpio_direction_output(IMX_GPIO_NR(2, 10) , 1);
|
}
|
|
static void disable_lvds(struct display_info_t const *dev)
|
{
|
struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
|
|
/* set backlight level to OFF */
|
if (board_type == BOARD_IS_RIOTBOARD)
|
gpio_direction_output(IMX_GPIO_NR(1, 18) , 0);
|
else if (board_type == BOARD_IS_MARSBOARD)
|
gpio_direction_output(IMX_GPIO_NR(2, 10) , 0);
|
|
clrbits_le32(&iomux->gpr[2],
|
IOMUXC_GPR2_LVDS_CH0_MODE_MASK);
|
}
|
|
static void do_enable_hdmi(struct display_info_t const *dev)
|
{
|
disable_lvds(dev);
|
imx_enable_hdmi_phy();
|
}
|
|
static int detect_i2c(struct display_info_t const *dev)
|
{
|
return (0 == i2c_set_bus_num(dev->bus)) &&
|
(0 == i2c_probe(dev->addr));
|
}
|
|
struct display_info_t const displays[] = {{
|
.bus = -1,
|
.addr = 0,
|
.pixfmt = IPU_PIX_FMT_RGB24,
|
.detect = detect_hdmi,
|
.enable = do_enable_hdmi,
|
.mode = {
|
.name = "HDMI",
|
.refresh = 60,
|
.xres = 1024,
|
.yres = 768,
|
.pixclock = 15385,
|
.left_margin = 220,
|
.right_margin = 40,
|
.upper_margin = 21,
|
.lower_margin = 7,
|
.hsync_len = 60,
|
.vsync_len = 10,
|
.sync = FB_SYNC_EXT,
|
.vmode = FB_VMODE_NONINTERLACED
|
} }, {
|
.bus = 2,
|
.addr = 0x1,
|
.pixfmt = IPU_PIX_FMT_LVDS666,
|
.detect = detect_i2c,
|
.enable = enable_lvds,
|
.mode = {
|
.name = "LCD8000-97C",
|
.refresh = 60,
|
.xres = 1024,
|
.yres = 768,
|
.pixclock = 15385,
|
.left_margin = 100,
|
.right_margin = 200,
|
.upper_margin = 10,
|
.lower_margin = 20,
|
.hsync_len = 20,
|
.vsync_len = 8,
|
.sync = FB_SYNC_EXT,
|
.vmode = FB_VMODE_NONINTERLACED
|
} } };
|
size_t display_count = ARRAY_SIZE(displays);
|
|
static void setup_display(void)
|
{
|
struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
|
struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
|
int reg;
|
|
enable_ipu_clock();
|
imx_setup_hdmi();
|
|
/* Turn on LDB0, IPU,IPU DI0 clocks */
|
setbits_le32(&mxc_ccm->CCGR3,
|
MXC_CCM_CCGR3_LDB_DI0_MASK);
|
|
/* set LDB0 clk select to 011/011 */
|
clrsetbits_le32(&mxc_ccm->cs2cdr,
|
MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK,
|
(3 << MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_OFFSET));
|
|
setbits_le32(&mxc_ccm->cscmr2,
|
MXC_CCM_CSCMR2_LDB_DI0_IPU_DIV);
|
|
setbits_le32(&mxc_ccm->chsccdr,
|
(CHSCCDR_CLK_SEL_LDB_DI0
|
<< MXC_CCM_CHSCCDR_IPU1_DI0_CLK_SEL_OFFSET));
|
|
reg = IOMUXC_GPR2_BGREF_RRMODE_EXTERNAL_RES
|
| IOMUXC_GPR2_DI0_VS_POLARITY_ACTIVE_LOW
|
| IOMUXC_GPR2_BIT_MAPPING_CH1_SPWG
|
| IOMUXC_GPR2_DATA_WIDTH_CH1_18BIT
|
| IOMUXC_GPR2_BIT_MAPPING_CH0_SPWG
|
| IOMUXC_GPR2_DATA_WIDTH_CH0_18BIT
|
| IOMUXC_GPR2_LVDS_CH1_MODE_DISABLED
|
| IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0;
|
writel(reg, &iomux->gpr[2]);
|
|
clrsetbits_le32(&iomux->gpr[3],
|
IOMUXC_GPR3_LVDS0_MUX_CTL_MASK |
|
IOMUXC_GPR3_HDMI_MUX_CTL_MASK,
|
IOMUXC_GPR3_MUX_SRC_IPU1_DI0
|
<< IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET);
|
}
|
#endif /* CONFIG_VIDEO_IPUV3 */
|
|
/*
|
* Do not overwrite the console
|
* Use always serial for U-Boot console
|
*/
|
int overwrite_console(void)
|
{
|
return 1;
|
}
|
|
int board_eth_init(bd_t *bis)
|
{
|
setup_iomux_enet();
|
|
return cpu_eth_init(bis);
|
}
|
|
int board_early_init_f(void)
|
{
|
u32 cputype = cpu_type(get_cpu_rev());
|
|
switch (cputype) {
|
case MXC_CPU_MX6SOLO:
|
board_type = BOARD_IS_RIOTBOARD;
|
break;
|
case MXC_CPU_MX6D:
|
board_type = BOARD_IS_MARSBOARD;
|
break;
|
}
|
|
setup_iomux_uart();
|
|
if (board_type == BOARD_IS_RIOTBOARD)
|
imx_iomux_v3_setup_multiple_pads(
|
tft_pads_riot, ARRAY_SIZE(tft_pads_riot));
|
else if (board_type == BOARD_IS_MARSBOARD)
|
imx_iomux_v3_setup_multiple_pads(
|
tft_pads_mars, ARRAY_SIZE(tft_pads_mars));
|
#if defined(CONFIG_VIDEO_IPUV3)
|
/* power ON LCD */
|
gpio_direction_output(IMX_GPIO_NR(1, 29) , 1);
|
/* touch interrupt is an input */
|
gpio_direction_input(IMX_GPIO_NR(6, 14));
|
/* power ON backlight */
|
gpio_direction_output(IMX_GPIO_NR(6, 15) , 1);
|
/* set backlight level to off */
|
if (board_type == BOARD_IS_RIOTBOARD)
|
gpio_direction_output(IMX_GPIO_NR(1, 18) , 0);
|
else if (board_type == BOARD_IS_MARSBOARD)
|
gpio_direction_output(IMX_GPIO_NR(2, 10) , 0);
|
setup_display();
|
#endif
|
|
return 0;
|
}
|
|
int board_init(void)
|
{
|
/* address of boot parameters */
|
gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
|
/* i2c1 : PMIC, Audio codec on RiOT, Expansion connector on MarS */
|
setup_i2c(0, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info1);
|
/* i2c2 : HDMI EDID */
|
setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info2);
|
/* i2c3 : LVDS, Expansion connector */
|
setup_i2c(2, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info3);
|
#ifdef CONFIG_MXC_SPI
|
setup_spi();
|
#endif
|
return 0;
|
}
|
|
#ifdef CONFIG_CMD_BMODE
|
static const struct boot_mode riotboard_boot_modes[] = {
|
{"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
|
{"sd3", MAKE_CFGVAL(0x40, 0x30, 0x00, 0x00)},
|
{"emmc", MAKE_CFGVAL(0x40, 0x38, 0x00, 0x00)},
|
{NULL, 0},
|
};
|
static const struct boot_mode marsboard_boot_modes[] = {
|
{"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
|
{"emmc", MAKE_CFGVAL(0x40, 0x30, 0x00, 0x00)},
|
{NULL, 0},
|
};
|
#endif
|
|
int board_late_init(void)
|
{
|
#ifdef CONFIG_CMD_BMODE
|
if (board_type == BOARD_IS_RIOTBOARD)
|
add_board_boot_modes(riotboard_boot_modes);
|
else if (board_type == BOARD_IS_RIOTBOARD)
|
add_board_boot_modes(marsboard_boot_modes);
|
#endif
|
|
return 0;
|
}
|
|
int checkboard(void)
|
{
|
puts("Board: ");
|
if (board_type == BOARD_IS_MARSBOARD)
|
puts("MarSBoard\n");
|
else if (board_type == BOARD_IS_RIOTBOARD)
|
puts("RIoTboard\n");
|
else
|
printf("unknown - cputype : %02x\n", cpu_type(get_cpu_rev()));
|
|
return 0;
|
}
|
