1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
| /*
| * (C) Copyright 2017 Theobroma Systems Design und Consulting GmbH
| *
| * SPDX-License-Identifier: GPL-2.0+ X11
| */
|
| #include "rk3368-u-boot.dtsi"
|
| / {
| chosen {
| stdout-path = "serial4:115200n8";
| u-boot,spl-boot-order = &emmc;
| };
| };
|
| &dmc {
| u-boot,dm-pre-reloc;
|
| /*
| * PX5-evb(2GB) need to use CBRD mode, or else the dram is not correct
| * See doc/device-tree-bindings/clock/rockchip,rk3368-dmc.txt for
| * details on the 'rockchip,memory-schedule' property and how it
| * affects the physical-address to device-address mapping.
| */
| rockchip,memory-schedule = <DMC_MSCH_CBRD>;
| rockchip,ddr-frequency = <800000000>;
| rockchip,ddr-speed-bin = <DDR3_1600K>;
|
| status = "okay";
| };
|
| &pinctrl {
| u-boot,dm-pre-reloc;
| };
|
| &service_msch {
| u-boot,dm-pre-reloc;
| };
|
| &dmc {
| u-boot,dm-pre-reloc;
| status = "okay";
| };
|
| &pmugrf {
| u-boot,dm-pre-reloc;
| };
|
| &sgrf {
| u-boot,dm-pre-reloc;
| };
|
| &cru {
| u-boot,dm-pre-reloc;
| };
|
| &grf {
| u-boot,dm-pre-reloc;
| };
|
| &uart4 {
| u-boot,dm-pre-reloc;
| };
|
| &emmc {
| u-boot,dm-pre-reloc;
| };
|
|
