1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
| {
| "check bpf_perf_event_data->sample_period byte load permitted",
| .insns = {
| BPF_MOV64_IMM(BPF_REG_0, 0),
| #if __BYTE_ORDER == __LITTLE_ENDIAN
| BPF_LDX_MEM(BPF_B, BPF_REG_0, BPF_REG_1,
| offsetof(struct bpf_perf_event_data, sample_period)),
| #else
| BPF_LDX_MEM(BPF_B, BPF_REG_0, BPF_REG_1,
| offsetof(struct bpf_perf_event_data, sample_period) + 7),
| #endif
| BPF_EXIT_INSN(),
| },
| .result = ACCEPT,
| .prog_type = BPF_PROG_TYPE_PERF_EVENT,
| },
| {
| "check bpf_perf_event_data->sample_period half load permitted",
| .insns = {
| BPF_MOV64_IMM(BPF_REG_0, 0),
| #if __BYTE_ORDER == __LITTLE_ENDIAN
| BPF_LDX_MEM(BPF_H, BPF_REG_0, BPF_REG_1,
| offsetof(struct bpf_perf_event_data, sample_period)),
| #else
| BPF_LDX_MEM(BPF_H, BPF_REG_0, BPF_REG_1,
| offsetof(struct bpf_perf_event_data, sample_period) + 6),
| #endif
| BPF_EXIT_INSN(),
| },
| .result = ACCEPT,
| .prog_type = BPF_PROG_TYPE_PERF_EVENT,
| },
| {
| "check bpf_perf_event_data->sample_period word load permitted",
| .insns = {
| BPF_MOV64_IMM(BPF_REG_0, 0),
| #if __BYTE_ORDER == __LITTLE_ENDIAN
| BPF_LDX_MEM(BPF_W, BPF_REG_0, BPF_REG_1,
| offsetof(struct bpf_perf_event_data, sample_period)),
| #else
| BPF_LDX_MEM(BPF_W, BPF_REG_0, BPF_REG_1,
| offsetof(struct bpf_perf_event_data, sample_period) + 4),
| #endif
| BPF_EXIT_INSN(),
| },
| .result = ACCEPT,
| .prog_type = BPF_PROG_TYPE_PERF_EVENT,
| },
| {
| "check bpf_perf_event_data->sample_period dword load permitted",
| .insns = {
| BPF_MOV64_IMM(BPF_REG_0, 0),
| BPF_LDX_MEM(BPF_DW, BPF_REG_0, BPF_REG_1,
| offsetof(struct bpf_perf_event_data, sample_period)),
| BPF_EXIT_INSN(),
| },
| .result = ACCEPT,
| .prog_type = BPF_PROG_TYPE_PERF_EVENT,
| },
|
|
