/*
|
* Allwinner A80 SoCs pinctrl driver.
|
*
|
* Copyright (C) 2014 Maxime Ripard
|
*
|
* Maxime Ripard <maxime.ripard@free-electrons.com>
|
*
|
* This file is licensed under the terms of the GNU General Public
|
* License version 2. This program is licensed "as is" without any
|
* warranty of any kind, whether express or implied.
|
*/
|
|
#include <linux/init.h>
|
#include <linux/platform_device.h>
|
#include <linux/of.h>
|
#include <linux/of_device.h>
|
#include <linux/pinctrl/pinctrl.h>
|
|
#include "pinctrl-sunxi.h"
|
|
static const struct sunxi_desc_pin sun9i_a80_pins[] = {
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 0),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* RXD3 */
|
SUNXI_FUNCTION(0x4, "uart1"), /* TX */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 0)), /* PA_EINT0 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 1),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* RXD2 */
|
SUNXI_FUNCTION(0x4, "uart1"), /* RX */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 1)), /* PA_EINT1 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 2),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* RXD1 */
|
SUNXI_FUNCTION(0x4, "uart1"), /* RTS */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 2)), /* PA_EINT2 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 3),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* RXD0 */
|
SUNXI_FUNCTION(0x4, "uart1"), /* CTS */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 3)), /* PA_EINT3 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 4),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* RXCK */
|
SUNXI_FUNCTION(0x4, "uart1"), /* DTR */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 4)), /* PA_EINT4 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 5),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* RXCTL */
|
SUNXI_FUNCTION(0x4, "uart1"), /* DSR */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 5)), /* PA_EINT5 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 6),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* RXERR */
|
SUNXI_FUNCTION(0x4, "uart1"), /* DCD */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 6)), /* PA_EINT6 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 7),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* TXD3 */
|
SUNXI_FUNCTION(0x4, "uart1"), /* RING */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 7)), /* PA_EINT7 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 8),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* TXD2 */
|
SUNXI_FUNCTION(0x4, "eclk"), /* IN0 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 8)), /* PA_EINT8 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 9),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* TXEN */
|
SUNXI_FUNCTION(0x4, "eclk"), /* IN1 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 9)), /* PA_EINT9 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 10),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* TXD0 */
|
SUNXI_FUNCTION(0x4, "clk_out_a"),
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 10)), /* PA_EINT10 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 11),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* MII-CRS */
|
SUNXI_FUNCTION(0x4, "clk_out_b"),
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 11)), /* PA_EINT11 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 12),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* TXCK */
|
SUNXI_FUNCTION(0x4, "pwm3"), /* PWM_P */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 12)), /* PA_EINT12 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 13),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* RGMII-TXCK / GMII-TXEN */
|
SUNXI_FUNCTION(0x4, "pwm3"), /* PWM_N */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 13)), /* PA_EINT13 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 14),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* MII-TXERR */
|
SUNXI_FUNCTION(0x4, "spi1"), /* CS0 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 14)), /* PA_EINT14 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 15),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* RGMII-CLKIN / MII-COL */
|
SUNXI_FUNCTION(0x4, "spi1"), /* CLK */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 15)), /* PA_EINT15 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 16),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* EMDC */
|
SUNXI_FUNCTION(0x4, "spi1"), /* MOSI */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 16)), /* PA_EINT16 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(A, 17),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "gmac"), /* EMDIO */
|
SUNXI_FUNCTION(0x4, "spi1"), /* MISO */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 17)), /* PA_EINT17 */
|
|
/* Hole */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(B, 5),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x3, "uart3"), /* TX */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 1, 5)), /* PB_EINT5 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(B, 6),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x3, "uart3"), /* RX */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 1, 6)), /* PB_EINT6 */
|
|
/* Hole */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(B, 14),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x3, "mcsi"), /* MCLK */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 1, 14)), /* PB_EINT14 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(B, 15),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x3, "mcsi"), /* SCK */
|
SUNXI_FUNCTION(0x4, "i2c4"), /* SCK */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 1, 15)), /* PB_EINT15 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(B, 16),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x3, "mcsi"), /* SDA */
|
SUNXI_FUNCTION(0x4, "i2c4"), /* SDA */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 1, 16)), /* PB_EINT16 */
|
|
/* Hole */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 0),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* WE */
|
SUNXI_FUNCTION(0x3, "spi0")), /* MOSI */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 1),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* ALE */
|
SUNXI_FUNCTION(0x3, "spi0")), /* MISO */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 2),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* CLE */
|
SUNXI_FUNCTION(0x3, "spi0")), /* CLK */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 3),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0")), /* CE1 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 4),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0")), /* CE0 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 5),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0")), /* RE */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 6),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* RB0 */
|
SUNXI_FUNCTION(0x3, "mmc2")), /* CMD */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 7),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* RB1 */
|
SUNXI_FUNCTION(0x3, "mmc2")), /* CLK */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 8),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* DQ0 */
|
SUNXI_FUNCTION(0x3, "mmc2")), /* D0 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 9),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* DQ1 */
|
SUNXI_FUNCTION(0x3, "mmc2")), /* D1 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 10),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* DQ2 */
|
SUNXI_FUNCTION(0x3, "mmc2")), /* D2 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 11),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* DQ3 */
|
SUNXI_FUNCTION(0x3, "mmc2")), /* D3 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 12),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* DQ4 */
|
SUNXI_FUNCTION(0x3, "mmc2")), /* D4 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 13),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* DQ5 */
|
SUNXI_FUNCTION(0x3, "mmc2")), /* D5 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 14),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* DQ6 */
|
SUNXI_FUNCTION(0x3, "mmc2")), /* D6 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 15),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* DQ7 */
|
SUNXI_FUNCTION(0x3, "mmc2")), /* D7 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 16),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* DQS */
|
SUNXI_FUNCTION(0x3, "mmc2")), /* RST */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 17),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* CE2 */
|
SUNXI_FUNCTION(0x3, "nand0_b")), /* RE */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 18),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "nand0"), /* CE3 */
|
SUNXI_FUNCTION(0x3, "nand0_b")), /* DQS */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(C, 19),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x3, "spi0")), /* CS0 */
|
|
/* Hole */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 0),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D0 */
|
SUNXI_FUNCTION(0x3, "lvds0")), /* VP0 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 1),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D1 */
|
SUNXI_FUNCTION(0x3, "lvds0")), /* VN0 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 2),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D2 */
|
SUNXI_FUNCTION(0x3, "lvds0")), /* VP1 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 3),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D3 */
|
SUNXI_FUNCTION(0x3, "lvds0")), /* VN1 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 4),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D4 */
|
SUNXI_FUNCTION(0x3, "lvds0")), /* VP2 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 5),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D5 */
|
SUNXI_FUNCTION(0x3, "lvds0")), /* VN2 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 6),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D6 */
|
SUNXI_FUNCTION(0x3, "lvds0")), /* VPC */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 7),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D7 */
|
SUNXI_FUNCTION(0x3, "lvds0")), /* VNC */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 8),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D8 */
|
SUNXI_FUNCTION(0x3, "lvds0")), /* VP3 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 9),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D9 */
|
SUNXI_FUNCTION(0x3, "lvds0")), /* VN3 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 10),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D10 */
|
SUNXI_FUNCTION(0x3, "lvds1")), /* VP0 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 11),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D11 */
|
SUNXI_FUNCTION(0x3, "lvds1")), /* VN0 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 12),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D12 */
|
SUNXI_FUNCTION(0x3, "lvds1")), /* VP1 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 13),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D13 */
|
SUNXI_FUNCTION(0x3, "lvds1")), /* VN1 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 14),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D14 */
|
SUNXI_FUNCTION(0x3, "lvds1")), /* VP2 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 15),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D15 */
|
SUNXI_FUNCTION(0x3, "lvds1")), /* VN2 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 16),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D16 */
|
SUNXI_FUNCTION(0x3, "lvds1")), /* VPC */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 17),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D17 */
|
SUNXI_FUNCTION(0x3, "lvds1")), /* VNC */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 18),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D18 */
|
SUNXI_FUNCTION(0x3, "lvds1")), /* VP3 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 19),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0"), /* D19 */
|
SUNXI_FUNCTION(0x3, "lvds1")), /* VN3 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 20),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0")), /* D20 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 21),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0")), /* D21 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 22),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0")), /* D22 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 23),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0")), /* D23 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 24),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0")), /* CLK */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 25),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0")), /* DE */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 26),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0")), /* HSYNC */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(D, 27),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "lcd0")), /* VSYNC */
|
|
/* Hole */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 0),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* PCLK */
|
SUNXI_FUNCTION(0x3, "ts"), /* CLK */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 0)), /* PE_EINT0 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 1),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* MCLK */
|
SUNXI_FUNCTION(0x3, "ts"), /* ERR */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 1)), /* PE_EINT1 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 2),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* HSYNC */
|
SUNXI_FUNCTION(0x3, "ts"), /* SYNC */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 2)), /* PE_EINT2 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 3),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* VSYNC */
|
SUNXI_FUNCTION(0x3, "ts"), /* DVLD */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 3)), /* PE_EINT3 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 4),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* D0 */
|
SUNXI_FUNCTION(0x3, "spi2"), /* CS0 */
|
SUNXI_FUNCTION(0x4, "uart5"), /* TX */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 4)), /* PE_EINT4 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 5),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* D1 */
|
SUNXI_FUNCTION(0x3, "spi2"), /* CLK */
|
SUNXI_FUNCTION(0x4, "uart5"), /* RX */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 5)), /* PE_EINT5 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 6),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* D2 */
|
SUNXI_FUNCTION(0x3, "spi2"), /* MOSI */
|
SUNXI_FUNCTION(0x4, "uart5"), /* RTS */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 6)), /* PE_EINT6 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 7),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* D3 */
|
SUNXI_FUNCTION(0x3, "spi2"), /* MISO */
|
SUNXI_FUNCTION(0x4, "uart5"), /* CTS */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 7)), /* PE_EINT7 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 8),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* D4 */
|
SUNXI_FUNCTION(0x3, "ts"), /* D0 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 8)), /* PE_EINT8 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 9),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* D5 */
|
SUNXI_FUNCTION(0x3, "ts"), /* D1 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 9)), /* PE_EINT9 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 10),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* D6 */
|
SUNXI_FUNCTION(0x3, "ts"), /* D2 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 10)), /* PE_EINT10 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 11),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* D7 */
|
SUNXI_FUNCTION(0x3, "ts"), /* D3 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 11)), /* PE_EINT11 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 12),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* D8 */
|
SUNXI_FUNCTION(0x3, "ts"), /* D4 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 12)), /* PE_EINT12 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 13),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* D9 */
|
SUNXI_FUNCTION(0x3, "ts"), /* D5 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 13)), /* PE_EINT13 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 14),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* D10 */
|
SUNXI_FUNCTION(0x3, "ts"), /* D6 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 14)), /* PE_EINT14 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 15),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* D11 */
|
SUNXI_FUNCTION(0x3, "ts"), /* D7 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 15)), /* PE_EINT15 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 16),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* SCK */
|
SUNXI_FUNCTION(0x3, "i2c4"), /* SCK */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 16)), /* PE_EINT16 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(E, 17),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "csi"), /* SDA */
|
SUNXI_FUNCTION(0x3, "i2c4"), /* SDA */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 2, 17)), /* PE_EINT17 */
|
|
/* Hole */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(F, 0),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "mmc0")), /* D1 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(F, 1),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "mmc0")), /* D0 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(F, 2),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "mmc0"), /* CLK */
|
SUNXI_FUNCTION(0x4, "uart0")), /* TX */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(F, 3),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "mmc0")), /* CMD */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(F, 4),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "mmc0"), /* D3 */
|
SUNXI_FUNCTION(0x4, "uart0")), /* RX */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(F, 5),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "mmc0")), /* D2 */
|
|
/* Hole */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 0),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "mmc1"), /* CLK */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 0)), /* PG_EINT0 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 1),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "mmc1"), /* CMD */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 1)), /* PG_EINT1 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 2),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "mmc1"), /* D0 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 2)), /* PG_EINT2 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 3),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "mmc1"), /* D1 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 3)), /* PG_EINT3 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 4),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "mmc1"), /* D2 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 4)), /* PG_EINT4 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 5),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "mmc1"), /* D3 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 5)), /* PG_EINT5 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 6),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "uart2"), /* TX */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 6)), /* PG_EINT6 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 7),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "uart2"), /* RX */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 7)), /* PG_EINT7 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 8),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "uart2"), /* RTS */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 8)), /* PG_EINT8 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 9),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "uart2"), /* CTS */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 9)), /* PG_EINT9 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 10),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "i2c3"), /* SCK */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 10)), /* PG_EINT10 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 11),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "i2c3"), /* SDA */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 11)), /* PG_EINT11 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 12),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "uart4"), /* TX */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 12)), /* PG_EINT12 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 13),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "uart4"), /* RX */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 13)), /* PG_EINT13 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 14),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "uart4"), /* RTS */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 14)), /* PG_EINT14 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(G, 15),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "uart4"), /* CTS */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 3, 15)), /* PG_EINT15 */
|
|
/* Hole */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 0),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "i2c0")), /* SCK */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 1),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "i2c0")), /* SDA */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 2),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "i2c1")), /* SCK */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 3),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "i2c1")), /* SDA */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 4),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "i2c2")), /* SCK */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 5),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "i2c2")), /* SDA */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 6),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "pwm0")),
|
|
/* Hole */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 8),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x3, "pwm1"), /* Positive */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 4, 8)), /* PH_EINT8 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 9),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x3, "pwm1"), /* Negative */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 4, 9)), /* PH_EINT9 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 10),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x3, "pwm2"), /* Positive */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 4, 10)), /* PH_EINT10 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 11),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x3, "pwm2"), /* Negative */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 4, 11)), /* PH_EINT12 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 12),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "uart0"), /* TX */
|
SUNXI_FUNCTION(0x3, "spi3"), /* CS2 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 4, 12)), /* PH_EINT12 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 13),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "uart0"), /* RX */
|
SUNXI_FUNCTION(0x3, "spi3"), /* CS2 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 4, 13)), /* PH_EINT13 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 14),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "spi3"), /* CLK */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 4, 14)), /* PH_EINT14 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 15),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "spi3"), /* MOSI */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 4, 15)), /* PH_EINT15 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 16),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "spi3"), /* MISO */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 4, 16)), /* PH_EINT16 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 17),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "spi3"), /* CS0 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 4, 17)), /* PH_EINT17 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 18),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "spi3"), /* CS1 */
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 4, 18)), /* PH_EINT18 */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 19),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "hdmi")), /* SCL */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 20),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "hdmi")), /* SDA */
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(H, 21),
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
SUNXI_FUNCTION(0x2, "hdmi")), /* CEC */
|
};
|
|
static const struct sunxi_pinctrl_desc sun9i_a80_pinctrl_data = {
|
.pins = sun9i_a80_pins,
|
.npins = ARRAY_SIZE(sun9i_a80_pins),
|
.irq_banks = 5,
|
.disable_strict_mode = true,
|
.io_bias_cfg_variant = BIAS_VOLTAGE_GRP_CONFIG,
|
};
|
|
static int sun9i_a80_pinctrl_probe(struct platform_device *pdev)
|
{
|
return sunxi_pinctrl_init(pdev,
|
&sun9i_a80_pinctrl_data);
|
}
|
|
static const struct of_device_id sun9i_a80_pinctrl_match[] = {
|
{ .compatible = "allwinner,sun9i-a80-pinctrl", },
|
{}
|
};
|
|
static struct platform_driver sun9i_a80_pinctrl_driver = {
|
.probe = sun9i_a80_pinctrl_probe,
|
.driver = {
|
.name = "sun9i-a80-pinctrl",
|
.of_match_table = sun9i_a80_pinctrl_match,
|
},
|
};
|
builtin_platform_driver(sun9i_a80_pinctrl_driver);
|
