/* SPDX-License-Identifier: GPL-2.0-only */
|
/*
|
* arch/arm/mach-ixp4xx/include/mach/ixp4xx-regs.h
|
*
|
* Register definitions for IXP4xx chipset. This file contains
|
* register location and bit definitions only. Platform specific
|
* definitions and helper function declarations are in platform.h
|
* and machine-name.h.
|
*
|
* Copyright (C) 2002 Intel Corporation.
|
* Copyright (C) 2003-2004 MontaVista Software, Inc.
|
*/
|
|
#ifndef _ASM_ARM_IXP4XX_H_
|
#define _ASM_ARM_IXP4XX_H_
|
|
/*
|
* IXP4xx Linux Memory Map:
|
*
|
* Phy Size Virt Description
|
* =========================================================================
|
*
|
* 0x00000000 0x10000000(max) PAGE_OFFSET System RAM
|
*
|
* 0x48000000 0x04000000 ioremap'd PCI Memory Space
|
*
|
* 0x50000000 0x10000000 ioremap'd EXP BUS
|
*
|
* 0xC8000000 0x00013000 0xFEF00000 On-Chip Peripherals
|
*
|
* 0xC0000000 0x00001000 0xFEF13000 PCI CFG
|
*
|
* 0xC4000000 0x00001000 0xFEF14000 EXP CFG
|
*
|
* 0x60000000 0x00004000 0xFEF15000 QMgr
|
*/
|
|
/*
|
* Queue Manager
|
*/
|
#define IXP4XX_QMGR_BASE_PHYS 0x60000000
|
|
/*
|
* Peripheral space, including debug UART. Must be section-aligned so that
|
* it can be used with the low-level debug code.
|
*/
|
#define IXP4XX_PERIPHERAL_BASE_PHYS 0xC8000000
|
#define IXP4XX_PERIPHERAL_BASE_VIRT IOMEM(0xFEF00000)
|
#define IXP4XX_PERIPHERAL_REGION_SIZE 0x00013000
|
|
/*
|
* PCI Config registers
|
*/
|
#define IXP4XX_PCI_CFG_BASE_PHYS 0xC0000000
|
#define IXP4XX_PCI_CFG_BASE_VIRT IOMEM(0xFEF13000)
|
#define IXP4XX_PCI_CFG_REGION_SIZE 0x00001000
|
|
/*
|
* Expansion BUS Configuration registers
|
*/
|
#define IXP4XX_EXP_CFG_BASE_PHYS 0xC4000000
|
#define IXP4XX_EXP_CFG_BASE_VIRT 0xFEF14000
|
#define IXP4XX_EXP_CFG_REGION_SIZE 0x00001000
|
|
#define IXP4XX_EXP_CS0_OFFSET 0x00
|
#define IXP4XX_EXP_CS1_OFFSET 0x04
|
#define IXP4XX_EXP_CS2_OFFSET 0x08
|
#define IXP4XX_EXP_CS3_OFFSET 0x0C
|
#define IXP4XX_EXP_CS4_OFFSET 0x10
|
#define IXP4XX_EXP_CS5_OFFSET 0x14
|
#define IXP4XX_EXP_CS6_OFFSET 0x18
|
#define IXP4XX_EXP_CS7_OFFSET 0x1C
|
#define IXP4XX_EXP_CFG0_OFFSET 0x20
|
#define IXP4XX_EXP_CFG1_OFFSET 0x24
|
#define IXP4XX_EXP_CFG2_OFFSET 0x28
|
#define IXP4XX_EXP_CFG3_OFFSET 0x2C
|
|
/*
|
* Expansion Bus Controller registers.
|
*/
|
#define IXP4XX_EXP_REG(x) ((volatile u32 __iomem *)(IXP4XX_EXP_CFG_BASE_VIRT+(x)))
|
|
#define IXP4XX_EXP_CS0 IXP4XX_EXP_REG(IXP4XX_EXP_CS0_OFFSET)
|
#define IXP4XX_EXP_CS1 IXP4XX_EXP_REG(IXP4XX_EXP_CS1_OFFSET)
|
#define IXP4XX_EXP_CS2 IXP4XX_EXP_REG(IXP4XX_EXP_CS2_OFFSET)
|
#define IXP4XX_EXP_CS3 IXP4XX_EXP_REG(IXP4XX_EXP_CS3_OFFSET)
|
#define IXP4XX_EXP_CS4 IXP4XX_EXP_REG(IXP4XX_EXP_CS4_OFFSET)
|
#define IXP4XX_EXP_CS5 IXP4XX_EXP_REG(IXP4XX_EXP_CS5_OFFSET)
|
#define IXP4XX_EXP_CS6 IXP4XX_EXP_REG(IXP4XX_EXP_CS6_OFFSET)
|
#define IXP4XX_EXP_CS7 IXP4XX_EXP_REG(IXP4XX_EXP_CS7_OFFSET)
|
|
#define IXP4XX_EXP_CFG0 IXP4XX_EXP_REG(IXP4XX_EXP_CFG0_OFFSET)
|
#define IXP4XX_EXP_CFG1 IXP4XX_EXP_REG(IXP4XX_EXP_CFG1_OFFSET)
|
#define IXP4XX_EXP_CFG2 IXP4XX_EXP_REG(IXP4XX_EXP_CFG2_OFFSET)
|
#define IXP4XX_EXP_CFG3 IXP4XX_EXP_REG(IXP4XX_EXP_CFG3_OFFSET)
|
|
|
/*
|
* Peripheral Space Register Region Base Addresses
|
*/
|
#define IXP4XX_UART1_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0x0000)
|
#define IXP4XX_UART2_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0x1000)
|
#define IXP4XX_PMU_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0x2000)
|
#define IXP4XX_INTC_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0x3000)
|
#define IXP4XX_GPIO_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0x4000)
|
#define IXP4XX_TIMER_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0x5000)
|
#define IXP4XX_NPEA_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0x6000)
|
#define IXP4XX_NPEB_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0x7000)
|
#define IXP4XX_NPEC_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0x8000)
|
#define IXP4XX_EthB_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0x9000)
|
#define IXP4XX_EthC_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0xA000)
|
#define IXP4XX_USB_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0xB000)
|
/* ixp46X only */
|
#define IXP4XX_EthA_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0xC000)
|
#define IXP4XX_EthB1_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0xD000)
|
#define IXP4XX_EthB2_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0xE000)
|
#define IXP4XX_EthB3_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0xF000)
|
#define IXP4XX_TIMESYNC_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0x10000)
|
#define IXP4XX_I2C_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0x11000)
|
#define IXP4XX_SSP_BASE_PHYS (IXP4XX_PERIPHERAL_BASE_PHYS + 0x12000)
|
|
|
#define IXP4XX_UART1_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0x0000)
|
#define IXP4XX_UART2_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0x1000)
|
#define IXP4XX_PMU_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0x2000)
|
#define IXP4XX_INTC_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0x3000)
|
#define IXP4XX_GPIO_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0x4000)
|
#define IXP4XX_TIMER_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0x5000)
|
#define IXP4XX_EthB_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0x9000)
|
#define IXP4XX_EthC_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0xA000)
|
#define IXP4XX_USB_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0xB000)
|
/* ixp46X only */
|
#define IXP4XX_EthA_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0xC000)
|
#define IXP4XX_EthB1_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0xD000)
|
#define IXP4XX_EthB2_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0xE000)
|
#define IXP4XX_EthB3_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0xF000)
|
#define IXP4XX_TIMESYNC_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0x10000)
|
#define IXP4XX_I2C_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0x11000)
|
#define IXP4XX_SSP_BASE_VIRT (IXP4XX_PERIPHERAL_BASE_VIRT + 0x12000)
|
|
/*
|
* Constants to make it easy to access Timer Control/Status registers
|
*/
|
#define IXP4XX_OSTS_OFFSET 0x00 /* Continious TimeStamp */
|
#define IXP4XX_OST1_OFFSET 0x04 /* Timer 1 Timestamp */
|
#define IXP4XX_OSRT1_OFFSET 0x08 /* Timer 1 Reload */
|
#define IXP4XX_OST2_OFFSET 0x0C /* Timer 2 Timestamp */
|
#define IXP4XX_OSRT2_OFFSET 0x10 /* Timer 2 Reload */
|
#define IXP4XX_OSWT_OFFSET 0x14 /* Watchdog Timer */
|
#define IXP4XX_OSWE_OFFSET 0x18 /* Watchdog Enable */
|
#define IXP4XX_OSWK_OFFSET 0x1C /* Watchdog Key */
|
#define IXP4XX_OSST_OFFSET 0x20 /* Timer Status */
|
|
/*
|
* Operating System Timer Register Definitions.
|
*/
|
|
#define IXP4XX_TIMER_REG(x) ((volatile u32 *)(IXP4XX_TIMER_BASE_VIRT+(x)))
|
|
#define IXP4XX_OSTS IXP4XX_TIMER_REG(IXP4XX_OSTS_OFFSET)
|
#define IXP4XX_OST1 IXP4XX_TIMER_REG(IXP4XX_OST1_OFFSET)
|
#define IXP4XX_OSRT1 IXP4XX_TIMER_REG(IXP4XX_OSRT1_OFFSET)
|
#define IXP4XX_OST2 IXP4XX_TIMER_REG(IXP4XX_OST2_OFFSET)
|
#define IXP4XX_OSRT2 IXP4XX_TIMER_REG(IXP4XX_OSRT2_OFFSET)
|
#define IXP4XX_OSWT IXP4XX_TIMER_REG(IXP4XX_OSWT_OFFSET)
|
#define IXP4XX_OSWE IXP4XX_TIMER_REG(IXP4XX_OSWE_OFFSET)
|
#define IXP4XX_OSWK IXP4XX_TIMER_REG(IXP4XX_OSWK_OFFSET)
|
#define IXP4XX_OSST IXP4XX_TIMER_REG(IXP4XX_OSST_OFFSET)
|
|
/*
|
* Timer register values and bit definitions
|
*/
|
#define IXP4XX_OST_ENABLE 0x00000001
|
#define IXP4XX_OST_ONE_SHOT 0x00000002
|
/* Low order bits of reload value ignored */
|
#define IXP4XX_OST_RELOAD_MASK 0x00000003
|
#define IXP4XX_OST_DISABLED 0x00000000
|
#define IXP4XX_OSST_TIMER_1_PEND 0x00000001
|
#define IXP4XX_OSST_TIMER_2_PEND 0x00000002
|
#define IXP4XX_OSST_TIMER_TS_PEND 0x00000004
|
#define IXP4XX_OSST_TIMER_WDOG_PEND 0x00000008
|
#define IXP4XX_OSST_TIMER_WARM_RESET 0x00000010
|
|
#define IXP4XX_WDT_KEY 0x0000482E
|
|
#define IXP4XX_WDT_RESET_ENABLE 0x00000001
|
#define IXP4XX_WDT_IRQ_ENABLE 0x00000002
|
#define IXP4XX_WDT_COUNT_ENABLE 0x00000004
|
|
|
/*
|
* Constants to make it easy to access PCI Control/Status registers
|
*/
|
#define PCI_NP_AD_OFFSET 0x00
|
#define PCI_NP_CBE_OFFSET 0x04
|
#define PCI_NP_WDATA_OFFSET 0x08
|
#define PCI_NP_RDATA_OFFSET 0x0c
|
#define PCI_CRP_AD_CBE_OFFSET 0x10
|
#define PCI_CRP_WDATA_OFFSET 0x14
|
#define PCI_CRP_RDATA_OFFSET 0x18
|
#define PCI_CSR_OFFSET 0x1c
|
#define PCI_ISR_OFFSET 0x20
|
#define PCI_INTEN_OFFSET 0x24
|
#define PCI_DMACTRL_OFFSET 0x28
|
#define PCI_AHBMEMBASE_OFFSET 0x2c
|
#define PCI_AHBIOBASE_OFFSET 0x30
|
#define PCI_PCIMEMBASE_OFFSET 0x34
|
#define PCI_AHBDOORBELL_OFFSET 0x38
|
#define PCI_PCIDOORBELL_OFFSET 0x3C
|
#define PCI_ATPDMA0_AHBADDR_OFFSET 0x40
|
#define PCI_ATPDMA0_PCIADDR_OFFSET 0x44
|
#define PCI_ATPDMA0_LENADDR_OFFSET 0x48
|
#define PCI_ATPDMA1_AHBADDR_OFFSET 0x4C
|
#define PCI_ATPDMA1_PCIADDR_OFFSET 0x50
|
#define PCI_ATPDMA1_LENADDR_OFFSET 0x54
|
|
/*
|
* PCI Control/Status Registers
|
*/
|
#define IXP4XX_PCI_CSR(x) ((volatile u32 *)(IXP4XX_PCI_CFG_BASE_VIRT+(x)))
|
|
#define PCI_NP_AD IXP4XX_PCI_CSR(PCI_NP_AD_OFFSET)
|
#define PCI_NP_CBE IXP4XX_PCI_CSR(PCI_NP_CBE_OFFSET)
|
#define PCI_NP_WDATA IXP4XX_PCI_CSR(PCI_NP_WDATA_OFFSET)
|
#define PCI_NP_RDATA IXP4XX_PCI_CSR(PCI_NP_RDATA_OFFSET)
|
#define PCI_CRP_AD_CBE IXP4XX_PCI_CSR(PCI_CRP_AD_CBE_OFFSET)
|
#define PCI_CRP_WDATA IXP4XX_PCI_CSR(PCI_CRP_WDATA_OFFSET)
|
#define PCI_CRP_RDATA IXP4XX_PCI_CSR(PCI_CRP_RDATA_OFFSET)
|
#define PCI_CSR IXP4XX_PCI_CSR(PCI_CSR_OFFSET)
|
#define PCI_ISR IXP4XX_PCI_CSR(PCI_ISR_OFFSET)
|
#define PCI_INTEN IXP4XX_PCI_CSR(PCI_INTEN_OFFSET)
|
#define PCI_DMACTRL IXP4XX_PCI_CSR(PCI_DMACTRL_OFFSET)
|
#define PCI_AHBMEMBASE IXP4XX_PCI_CSR(PCI_AHBMEMBASE_OFFSET)
|
#define PCI_AHBIOBASE IXP4XX_PCI_CSR(PCI_AHBIOBASE_OFFSET)
|
#define PCI_PCIMEMBASE IXP4XX_PCI_CSR(PCI_PCIMEMBASE_OFFSET)
|
#define PCI_AHBDOORBELL IXP4XX_PCI_CSR(PCI_AHBDOORBELL_OFFSET)
|
#define PCI_PCIDOORBELL IXP4XX_PCI_CSR(PCI_PCIDOORBELL_OFFSET)
|
#define PCI_ATPDMA0_AHBADDR IXP4XX_PCI_CSR(PCI_ATPDMA0_AHBADDR_OFFSET)
|
#define PCI_ATPDMA0_PCIADDR IXP4XX_PCI_CSR(PCI_ATPDMA0_PCIADDR_OFFSET)
|
#define PCI_ATPDMA0_LENADDR IXP4XX_PCI_CSR(PCI_ATPDMA0_LENADDR_OFFSET)
|
#define PCI_ATPDMA1_AHBADDR IXP4XX_PCI_CSR(PCI_ATPDMA1_AHBADDR_OFFSET)
|
#define PCI_ATPDMA1_PCIADDR IXP4XX_PCI_CSR(PCI_ATPDMA1_PCIADDR_OFFSET)
|
#define PCI_ATPDMA1_LENADDR IXP4XX_PCI_CSR(PCI_ATPDMA1_LENADDR_OFFSET)
|
|
/*
|
* PCI register values and bit definitions
|
*/
|
|
/* CSR bit definitions */
|
#define PCI_CSR_HOST 0x00000001
|
#define PCI_CSR_ARBEN 0x00000002
|
#define PCI_CSR_ADS 0x00000004
|
#define PCI_CSR_PDS 0x00000008
|
#define PCI_CSR_ABE 0x00000010
|
#define PCI_CSR_DBT 0x00000020
|
#define PCI_CSR_ASE 0x00000100
|
#define PCI_CSR_IC 0x00008000
|
|
/* ISR (Interrupt status) Register bit definitions */
|
#define PCI_ISR_PSE 0x00000001
|
#define PCI_ISR_PFE 0x00000002
|
#define PCI_ISR_PPE 0x00000004
|
#define PCI_ISR_AHBE 0x00000008
|
#define PCI_ISR_APDC 0x00000010
|
#define PCI_ISR_PADC 0x00000020
|
#define PCI_ISR_ADB 0x00000040
|
#define PCI_ISR_PDB 0x00000080
|
|
/* INTEN (Interrupt Enable) Register bit definitions */
|
#define PCI_INTEN_PSE 0x00000001
|
#define PCI_INTEN_PFE 0x00000002
|
#define PCI_INTEN_PPE 0x00000004
|
#define PCI_INTEN_AHBE 0x00000008
|
#define PCI_INTEN_APDC 0x00000010
|
#define PCI_INTEN_PADC 0x00000020
|
#define PCI_INTEN_ADB 0x00000040
|
#define PCI_INTEN_PDB 0x00000080
|
|
/*
|
* Shift value for byte enable on NP cmd/byte enable register
|
*/
|
#define IXP4XX_PCI_NP_CBE_BESL 4
|
|
/*
|
* PCI commands supported by NP access unit
|
*/
|
#define NP_CMD_IOREAD 0x2
|
#define NP_CMD_IOWRITE 0x3
|
#define NP_CMD_CONFIGREAD 0xa
|
#define NP_CMD_CONFIGWRITE 0xb
|
#define NP_CMD_MEMREAD 0x6
|
#define NP_CMD_MEMWRITE 0x7
|
|
/*
|
* Constants for CRP access into local config space
|
*/
|
#define CRP_AD_CBE_BESL 20
|
#define CRP_AD_CBE_WRITE 0x00010000
|
|
#define DCMD_LENGTH 0x01fff /* length mask (max = 8K - 1) */
|
|
/* "fuse" bits of IXP_EXP_CFG2 */
|
/* All IXP4xx CPUs */
|
#define IXP4XX_FEATURE_RCOMP (1 << 0)
|
#define IXP4XX_FEATURE_USB_DEVICE (1 << 1)
|
#define IXP4XX_FEATURE_HASH (1 << 2)
|
#define IXP4XX_FEATURE_AES (1 << 3)
|
#define IXP4XX_FEATURE_DES (1 << 4)
|
#define IXP4XX_FEATURE_HDLC (1 << 5)
|
#define IXP4XX_FEATURE_AAL (1 << 6)
|
#define IXP4XX_FEATURE_HSS (1 << 7)
|
#define IXP4XX_FEATURE_UTOPIA (1 << 8)
|
#define IXP4XX_FEATURE_NPEB_ETH0 (1 << 9)
|
#define IXP4XX_FEATURE_NPEC_ETH (1 << 10)
|
#define IXP4XX_FEATURE_RESET_NPEA (1 << 11)
|
#define IXP4XX_FEATURE_RESET_NPEB (1 << 12)
|
#define IXP4XX_FEATURE_RESET_NPEC (1 << 13)
|
#define IXP4XX_FEATURE_PCI (1 << 14)
|
#define IXP4XX_FEATURE_UTOPIA_PHY_LIMIT (3 << 16)
|
#define IXP4XX_FEATURE_XSCALE_MAX_FREQ (3 << 22)
|
#define IXP42X_FEATURE_MASK (IXP4XX_FEATURE_RCOMP | \
|
IXP4XX_FEATURE_USB_DEVICE | \
|
IXP4XX_FEATURE_HASH | \
|
IXP4XX_FEATURE_AES | \
|
IXP4XX_FEATURE_DES | \
|
IXP4XX_FEATURE_HDLC | \
|
IXP4XX_FEATURE_AAL | \
|
IXP4XX_FEATURE_HSS | \
|
IXP4XX_FEATURE_UTOPIA | \
|
IXP4XX_FEATURE_NPEB_ETH0 | \
|
IXP4XX_FEATURE_NPEC_ETH | \
|
IXP4XX_FEATURE_RESET_NPEA | \
|
IXP4XX_FEATURE_RESET_NPEB | \
|
IXP4XX_FEATURE_RESET_NPEC | \
|
IXP4XX_FEATURE_PCI | \
|
IXP4XX_FEATURE_UTOPIA_PHY_LIMIT | \
|
IXP4XX_FEATURE_XSCALE_MAX_FREQ)
|
|
|
/* IXP43x/46x CPUs */
|
#define IXP4XX_FEATURE_ECC_TIMESYNC (1 << 15)
|
#define IXP4XX_FEATURE_USB_HOST (1 << 18)
|
#define IXP4XX_FEATURE_NPEA_ETH (1 << 19)
|
#define IXP43X_FEATURE_MASK (IXP42X_FEATURE_MASK | \
|
IXP4XX_FEATURE_ECC_TIMESYNC | \
|
IXP4XX_FEATURE_USB_HOST | \
|
IXP4XX_FEATURE_NPEA_ETH)
|
|
/* IXP46x CPU (including IXP455) only */
|
#define IXP4XX_FEATURE_NPEB_ETH_1_TO_3 (1 << 20)
|
#define IXP4XX_FEATURE_RSA (1 << 21)
|
#define IXP46X_FEATURE_MASK (IXP43X_FEATURE_MASK | \
|
IXP4XX_FEATURE_NPEB_ETH_1_TO_3 | \
|
IXP4XX_FEATURE_RSA)
|
|
#endif
|
