1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
| #include <common.h>
| #include <asm/arch/dram.h>
|
| static struct dram_para dram_para = {
| .clock = CONFIG_DRAM_CLK,
| .type = 3,
| .rank_num = 1,
| .density = 0,
| .io_width = 0,
| .bus_width = 0,
| .zq = CONFIG_DRAM_ZQ,
| .odt_en = IS_ENABLED(CONFIG_DRAM_ODT_EN),
| .size = 0,
| #ifdef CONFIG_DRAM_TIMINGS_VENDOR_MAGIC
| .cas = 6,
| .tpr0 = 0x30926692,
| .tpr1 = 0x1090,
| .tpr2 = 0x1a0c8,
| .emr2 = 0,
| #else
| # include "dram_timings_sun4i.h"
| .active_windowing = 1,
| #endif
| .tpr3 = CONFIG_DRAM_TPR3,
| .tpr4 = 0,
| .tpr5 = 0,
| .emr1 = CONFIG_DRAM_EMR1,
| .emr3 = 0,
| .dqs_gating_delay = CONFIG_DRAM_DQS_GATING_DELAY,
| };
|
| unsigned long sunxi_dram_init(void)
| {
| return dramc_init(&dram_para);
| }
|
|
