/*
|
* Copyright (C) 2015-2016 Stefan Roese <sr@denx.de>
|
*
|
* SPDX-License-Identifier: GPL-2.0+
|
*/
|
|
#include <asm/arch/clock.h>
|
#include <asm/arch/iomux.h>
|
#include <asm/arch/imx-regs.h>
|
#include <asm/arch/crm_regs.h>
|
#include <asm/arch/mx6ul_pins.h>
|
#include <asm/arch/mx6-pins.h>
|
#include <asm/arch/sys_proto.h>
|
#include <asm/gpio.h>
|
#include <asm/mach-imx/iomux-v3.h>
|
#include <asm/mach-imx/boot_mode.h>
|
#include <asm/mach-imx/mxc_i2c.h>
|
#include <asm/io.h>
|
#include <common.h>
|
#include <fsl_esdhc.h>
|
#include <i2c.h>
|
#include <miiphy.h>
|
#include <mmc.h>
|
#include <netdev.h>
|
#include <usb.h>
|
#include <usb/ehci-ci.h>
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
#define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
|
PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
|
PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
|
#define USDHC_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
|
PAD_CTL_PUS_22K_UP | PAD_CTL_SPEED_LOW | \
|
PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
|
#define I2C_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
|
PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
|
PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
|
PAD_CTL_ODE)
|
|
#define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_PUE | \
|
PAD_CTL_SPEED_HIGH | \
|
PAD_CTL_DSE_48ohm | PAD_CTL_SRE_FAST)
|
|
#define MDIO_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_PUE | \
|
PAD_CTL_DSE_48ohm | PAD_CTL_SRE_FAST | PAD_CTL_ODE)
|
|
#define ENET_CLK_PAD_CTRL (PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)
|
|
#define ENET_RX_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
|
PAD_CTL_SPEED_HIGH | PAD_CTL_SRE_FAST)
|
|
#define OTGID_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
|
PAD_CTL_PUS_47K_UP | PAD_CTL_SPEED_LOW | \
|
PAD_CTL_DSE_80ohm | PAD_CTL_HYS | \
|
PAD_CTL_SRE_FAST)
|
|
#define PC MUX_PAD_CTRL(I2C_PAD_CTRL)
|
|
static struct i2c_pads_info i2c_pad_info1 = {
|
.scl = {
|
.i2c_mode = MX6_PAD_GPIO1_IO02__I2C1_SCL | PC,
|
.gpio_mode = MX6_PAD_GPIO1_IO02__GPIO1_IO02 | PC,
|
.gp = IMX_GPIO_NR(1, 2),
|
},
|
.sda = {
|
.i2c_mode = MX6_PAD_GPIO1_IO03__I2C1_SDA | PC,
|
.gpio_mode = MX6_PAD_GPIO1_IO03__GPIO1_IO03 | PC,
|
.gp = IMX_GPIO_NR(1, 3),
|
},
|
};
|
|
static struct i2c_pads_info i2c_pad_info2 = {
|
.scl = {
|
.i2c_mode = MX6_PAD_GPIO1_IO00__I2C2_SCL | PC,
|
.gpio_mode = MX6_PAD_GPIO1_IO00__GPIO1_IO00 | PC,
|
.gp = IMX_GPIO_NR(1, 0),
|
},
|
.sda = {
|
.i2c_mode = MX6_PAD_GPIO1_IO01__I2C2_SDA | PC,
|
.gpio_mode = MX6_PAD_GPIO1_IO01__GPIO1_IO01 | PC,
|
.gp = IMX_GPIO_NR(1, 1),
|
},
|
};
|
|
static struct i2c_pads_info i2c_pad_info4 = {
|
.scl = {
|
.i2c_mode = MX6_PAD_UART2_TX_DATA__I2C4_SCL | PC,
|
.gpio_mode = MX6_PAD_UART2_TX_DATA__GPIO1_IO20 | PC,
|
.gp = IMX_GPIO_NR(1, 20),
|
},
|
.sda = {
|
.i2c_mode = MX6_PAD_UART2_RX_DATA__I2C4_SDA | PC,
|
.gpio_mode = MX6_PAD_UART2_RX_DATA__GPIO1_IO21 | PC,
|
.gp = IMX_GPIO_NR(1, 21),
|
},
|
};
|
|
int dram_init(void)
|
{
|
gd->ram_size = get_ram_size((void *)PHYS_SDRAM, PHYS_SDRAM_SIZE);
|
|
return 0;
|
}
|
|
static iomux_v3_cfg_t const uart1_pads[] = {
|
MX6_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
MX6_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
};
|
|
static iomux_v3_cfg_t const uart4_pads[] = {
|
MX6_PAD_UART4_TX_DATA__UART4_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
MX6_PAD_UART4_RX_DATA__UART4_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
};
|
|
static iomux_v3_cfg_t const uart5_pads[] = {
|
MX6_PAD_GPIO1_IO04__UART5_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
MX6_PAD_GPIO1_IO05__UART5_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
MX6_PAD_GPIO1_IO09__UART5_DCE_CTS | MUX_PAD_CTRL(UART_PAD_CTRL),
|
MX6_PAD_GPIO1_IO08__UART5_DCE_RTS | MUX_PAD_CTRL(UART_PAD_CTRL),
|
};
|
|
static iomux_v3_cfg_t const uart8_pads[] = {
|
MX6_PAD_ENET2_TX_DATA1__UART8_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
MX6_PAD_ENET2_TX_EN__UART8_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
MX6_PAD_ENET2_TX_CLK__UART8_DCE_CTS | MUX_PAD_CTRL(UART_PAD_CTRL),
|
MX6_PAD_ENET2_RX_ER__UART8_DCE_RTS | MUX_PAD_CTRL(UART_PAD_CTRL),
|
};
|
|
static void setup_iomux_uart(void)
|
{
|
imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
|
imx_iomux_v3_setup_multiple_pads(uart4_pads, ARRAY_SIZE(uart4_pads));
|
imx_iomux_v3_setup_multiple_pads(uart5_pads, ARRAY_SIZE(uart5_pads));
|
imx_iomux_v3_setup_multiple_pads(uart8_pads, ARRAY_SIZE(uart8_pads));
|
}
|
|
/* eMMC on USDHC2 */
|
static iomux_v3_cfg_t const usdhc2_pads[] = {
|
MX6_PAD_NAND_RE_B__USDHC2_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_NAND_WE_B__USDHC2_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_NAND_DATA00__USDHC2_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_NAND_DATA01__USDHC2_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_NAND_DATA02__USDHC2_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_NAND_DATA03__USDHC2_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_NAND_DATA04__USDHC2_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_NAND_DATA05__USDHC2_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_NAND_DATA06__USDHC2_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_NAND_DATA07__USDHC2_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
|
/*
|
* RST_B
|
*/
|
MX6_PAD_NAND_ALE__USDHC2_RESET_B | MUX_PAD_CTRL(NO_PAD_CTRL),
|
};
|
|
static struct fsl_esdhc_cfg usdhc_cfg = {
|
.esdhc_base = USDHC2_BASE_ADDR,
|
.max_bus_width = 8,
|
};
|
|
#define USDHC2_PWR_GPIO IMX_GPIO_NR(1, 9)
|
|
int board_mmc_getcd(struct mmc *mmc)
|
{
|
/* eMMC is always present */
|
return 1;
|
}
|
|
int board_mmc_init(bd_t *bis)
|
{
|
imx_iomux_v3_setup_multiple_pads(usdhc2_pads, ARRAY_SIZE(usdhc2_pads));
|
|
usdhc_cfg.sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
|
|
return fsl_esdhc_initialize(bis, &usdhc_cfg);
|
}
|
|
#define USB_OTHERREGS_OFFSET 0x800
|
#define UCTRL_PWR_POL (1 << 9)
|
|
static iomux_v3_cfg_t const usb_otg_pads[] = {
|
/* OTG1 */
|
MX6_PAD_SD1_CMD__USB_OTG1_PWR | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_SD1_DATA0__ANATOP_OTG1_ID | MUX_PAD_CTRL(OTGID_PAD_CTRL),
|
/* OTG2 */
|
MX6_PAD_SD1_DATA1__USB_OTG2_PWR | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_SD1_DATA3__ANATOP_OTG2_ID | MUX_PAD_CTRL(OTGID_PAD_CTRL),
|
};
|
|
static void setup_usb(void)
|
{
|
imx_iomux_v3_setup_multiple_pads(usb_otg_pads,
|
ARRAY_SIZE(usb_otg_pads));
|
}
|
|
int board_usb_phy_mode(int port)
|
{
|
if (port == 1)
|
return USB_INIT_HOST;
|
else
|
return usb_phy_mode(port);
|
}
|
|
int board_ehci_hcd_init(int port)
|
{
|
u32 *usbnc_usb_ctrl;
|
|
if (port > 1)
|
return -EINVAL;
|
|
usbnc_usb_ctrl = (u32 *)(USB_BASE_ADDR + USB_OTHERREGS_OFFSET +
|
port * 4);
|
|
/* Set Power polarity */
|
setbits_le32(usbnc_usb_ctrl, UCTRL_PWR_POL);
|
|
return 0;
|
}
|
|
static iomux_v3_cfg_t const fec1_pads[] = {
|
MX6_PAD_GPIO1_IO06__ENET1_MDIO | MUX_PAD_CTRL(MDIO_PAD_CTRL),
|
MX6_PAD_GPIO1_IO07__ENET1_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_ENET1_TX_DATA0__ENET1_TDATA00 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_ENET1_TX_DATA1__ENET1_TDATA01 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_ENET1_TX_EN__ENET1_TX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_ENET1_TX_CLK__ENET1_REF_CLK1 | MUX_PAD_CTRL(ENET_CLK_PAD_CTRL),
|
MX6_PAD_ENET1_RX_DATA0__ENET1_RDATA00 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_ENET1_RX_DATA1__ENET1_RDATA01 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_ENET1_RX_ER__ENET1_RX_ER | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_ENET1_RX_EN__ENET1_RX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
|
/* ENET1 reset */
|
MX6_PAD_CSI_MCLK__GPIO4_IO17 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
/* ENET1 interrupt */
|
MX6_PAD_CSI_PIXCLK__GPIO4_IO18 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
};
|
|
#define ENET_PHY_RESET_GPIO IMX_GPIO_NR(4, 17)
|
|
int board_eth_init(bd_t *bis)
|
{
|
int ret;
|
|
imx_iomux_v3_setup_multiple_pads(fec1_pads, ARRAY_SIZE(fec1_pads));
|
|
/* Reset LAN8742 PHY */
|
ret = gpio_request(ENET_PHY_RESET_GPIO, "phy-reset");
|
if (!ret)
|
gpio_direction_output(ENET_PHY_RESET_GPIO , 0);
|
mdelay(10);
|
gpio_set_value(ENET_PHY_RESET_GPIO, 1);
|
mdelay(10);
|
|
return cpu_eth_init(bis);
|
}
|
|
static int setup_fec(int fec_id)
|
{
|
struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
|
int ret;
|
|
/*
|
* Use 50M anatop loopback REF_CLK1 for ENET1,
|
* clear gpr1[13], set gpr1[17].
|
*/
|
clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC1_MASK,
|
IOMUX_GPR1_FEC1_CLOCK_MUX1_SEL_MASK);
|
|
ret = enable_fec_anatop_clock(fec_id, ENET_50MHZ);
|
if (ret)
|
return ret;
|
|
enable_enet_clk(1);
|
|
return 0;
|
}
|
|
int board_phy_config(struct phy_device *phydev)
|
{
|
if (phydev->drv->config)
|
phydev->drv->config(phydev);
|
|
return 0;
|
}
|
|
int board_early_init_f(void)
|
{
|
setup_iomux_uart();
|
|
return 0;
|
}
|
|
int board_init(void)
|
{
|
/* Address of boot parameters */
|
gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
|
|
setup_i2c(0, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info1);
|
setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info2);
|
setup_i2c(3, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info4);
|
|
setup_fec(CONFIG_FEC_ENET_DEV);
|
|
setup_usb();
|
|
return 0;
|
}
|
|
static const struct boot_mode board_boot_modes[] = {
|
/* 8 bit bus width */
|
{"emmc", MAKE_CFGVAL(0x60, 0x28, 0x00, 0x00)},
|
{ NULL, 0 },
|
};
|
|
int board_late_init(void)
|
{
|
add_board_boot_modes(board_boot_modes);
|
env_set("board_name", "xpress");
|
|
return 0;
|
}
|
|
int checkboard(void)
|
{
|
puts("Board: CCV-EVA xPress\n");
|
|
return 0;
|
}
|
