/*
|
* Copyright (C) 2013 Stefan Roese <sr@denx.de>
|
*
|
* SPDX-License-Identifier: GPL-2.0+
|
*/
|
|
#include <common.h>
|
#include <asm/io.h>
|
#include <asm/arch/clock.h>
|
#include <asm/arch/imx-regs.h>
|
#include <asm/arch/iomux.h>
|
#include <asm/arch/mx6-pins.h>
|
#include <asm/arch/crm_regs.h>
|
#include <asm/arch/sys_proto.h>
|
#include <asm/gpio.h>
|
#include <asm/mach-imx/iomux-v3.h>
|
#include <asm/mach-imx/mxc_i2c.h>
|
#include <asm/mach-imx/boot_mode.h>
|
#include <mmc.h>
|
#include <fsl_esdhc.h>
|
#include <micrel.h>
|
#include <miiphy.h>
|
#include <netdev.h>
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
#define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
|
PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
|
#define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP | PAD_CTL_SPEED_LOW | \
|
PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
|
#define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
|
PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
|
|
#define I2C_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
|
PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
|
PAD_CTL_ODE | PAD_CTL_SRE_FAST)
|
|
int dram_init(void)
|
{
|
gd->ram_size = get_ram_size((void *)PHYS_SDRAM, PHYS_SDRAM_SIZE);
|
|
return 0;
|
}
|
|
iomux_v3_cfg_t const uart1_pads[] = {
|
MX6_PAD_SD3_DAT6__UART1_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
|
MX6_PAD_SD3_DAT7__UART1_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
|
};
|
|
iomux_v3_cfg_t const uart2_pads[] = {
|
MX6_PAD_EIM_D26__UART2_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
|
MX6_PAD_EIM_D27__UART2_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
|
};
|
|
iomux_v3_cfg_t const uart4_pads[] = {
|
MX6_PAD_CSI0_DAT12__UART4_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
|
MX6_PAD_CSI0_DAT13__UART4_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
|
};
|
|
#define PC MUX_PAD_CTRL(I2C_PAD_CTRL)
|
|
struct i2c_pads_info i2c_pad_info0 = {
|
.scl = {
|
.i2c_mode = MX6_PAD_CSI0_DAT9__I2C1_SCL | PC,
|
.gpio_mode = MX6_PAD_CSI0_DAT9__GPIO5_IO27 | PC,
|
.gp = IMX_GPIO_NR(5, 27)
|
},
|
.sda = {
|
.i2c_mode = MX6_PAD_CSI0_DAT8__I2C1_SDA | PC,
|
.gpio_mode = MX6_PAD_CSI0_DAT8__GPIO5_IO26 | PC,
|
.gp = IMX_GPIO_NR(5, 26)
|
}
|
};
|
|
struct i2c_pads_info i2c_pad_info2 = {
|
.scl = {
|
.i2c_mode = MX6_PAD_GPIO_3__I2C3_SCL | PC,
|
.gpio_mode = MX6_PAD_GPIO_3__GPIO1_IO03 | PC,
|
.gp = IMX_GPIO_NR(1, 3)
|
},
|
.sda = {
|
.i2c_mode = MX6_PAD_GPIO_16__I2C3_SDA | PC,
|
.gpio_mode = MX6_PAD_GPIO_16__GPIO7_IO11 | PC,
|
.gp = IMX_GPIO_NR(7, 11)
|
}
|
};
|
|
iomux_v3_cfg_t const usdhc3_pads[] = {
|
MX6_PAD_SD3_CLK__SD3_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD3_CMD__SD3_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD3_DAT0__SD3_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD3_DAT1__SD3_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD3_DAT2__SD3_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD3_DAT3__SD3_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
MX6_PAD_SD3_DAT5__GPIO7_IO00 | MUX_PAD_CTRL(NO_PAD_CTRL), /* CD */
|
};
|
|
iomux_v3_cfg_t const enet_pads1[] = {
|
MX6_PAD_ENET_MDIO__ENET_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_ENET_MDC__ENET_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_TXC__RGMII_TXC | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_TD0__RGMII_TD0 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_TD1__RGMII_TD1 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_TD2__RGMII_TD2 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_TD3__RGMII_TD3 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_TX_CTL__RGMII_TX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_ENET_REF_CLK__ENET_TX_CLK | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
/* pin 35 - 1 (PHY_AD2) on reset */
|
MX6_PAD_RGMII_RXC__GPIO6_IO30 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
/* pin 32 - 1 - (MODE0) all */
|
MX6_PAD_RGMII_RD0__GPIO6_IO25 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
/* pin 31 - 1 - (MODE1) all */
|
MX6_PAD_RGMII_RD1__GPIO6_IO27 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
/* pin 28 - 1 - (MODE2) all */
|
MX6_PAD_RGMII_RD2__GPIO6_IO28 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
/* pin 27 - 1 - (MODE3) all */
|
MX6_PAD_RGMII_RD3__GPIO6_IO29 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
/* pin 33 - 1 - (CLK125_EN) 125Mhz clockout enabled */
|
MX6_PAD_RGMII_RX_CTL__GPIO6_IO24 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
/* pin 42 PHY nRST */
|
MX6_PAD_EIM_D23__GPIO3_IO23 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
};
|
|
iomux_v3_cfg_t const enet_pads2[] = {
|
MX6_PAD_RGMII_RXC__RGMII_RXC | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_RD0__RGMII_RD0 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_RD1__RGMII_RD1 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_RD2__RGMII_RD2 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_RD3__RGMII_RD3 | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
MX6_PAD_RGMII_RX_CTL__RGMII_RX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL),
|
};
|
|
iomux_v3_cfg_t nfc_pads[] = {
|
MX6_PAD_NANDF_CLE__NAND_CLE | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_NANDF_ALE__NAND_ALE | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_NANDF_WP_B__NAND_WP_B | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_NANDF_RB0__NAND_READY_B | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_NANDF_CS0__NAND_CE0_B | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_NANDF_CS1__NAND_CE1_B | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_NANDF_CS2__NAND_CE2_B | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_NANDF_CS3__NAND_CE3_B | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_SD4_CMD__NAND_RE_B | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_SD4_CLK__NAND_WE_B | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_NANDF_D0__NAND_DATA00 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_NANDF_D1__NAND_DATA01 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_NANDF_D2__NAND_DATA02 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_NANDF_D3__NAND_DATA03 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_NANDF_D4__NAND_DATA04 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_NANDF_D5__NAND_DATA05 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_NANDF_D6__NAND_DATA06 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_NANDF_D7__NAND_DATA07 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
MX6_PAD_SD4_DAT0__NAND_DQS | MUX_PAD_CTRL(NO_PAD_CTRL),
|
};
|
|
static void setup_gpmi_nand(void)
|
{
|
struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
|
|
/* config gpmi nand iomux */
|
imx_iomux_v3_setup_multiple_pads(nfc_pads,
|
ARRAY_SIZE(nfc_pads));
|
|
/* config gpmi and bch clock to 100 MHz */
|
clrsetbits_le32(&mxc_ccm->cs2cdr,
|
MXC_CCM_CS2CDR_ENFC_CLK_PODF_MASK |
|
MXC_CCM_CS2CDR_ENFC_CLK_PRED_MASK |
|
MXC_CCM_CS2CDR_ENFC_CLK_SEL_MASK,
|
MXC_CCM_CS2CDR_ENFC_CLK_PODF(0) |
|
MXC_CCM_CS2CDR_ENFC_CLK_PRED(3) |
|
MXC_CCM_CS2CDR_ENFC_CLK_SEL(3));
|
|
/* enable gpmi and bch clock gating */
|
setbits_le32(&mxc_ccm->CCGR4,
|
MXC_CCM_CCGR4_RAWNAND_U_BCH_INPUT_APB_MASK |
|
MXC_CCM_CCGR4_RAWNAND_U_GPMI_BCH_INPUT_BCH_MASK |
|
MXC_CCM_CCGR4_RAWNAND_U_GPMI_BCH_INPUT_GPMI_IO_MASK |
|
MXC_CCM_CCGR4_RAWNAND_U_GPMI_INPUT_APB_MASK |
|
MXC_CCM_CCGR4_PL301_MX6QPER1_BCH_OFFSET);
|
|
/* enable apbh clock gating */
|
setbits_le32(&mxc_ccm->CCGR0, MXC_CCM_CCGR0_APBHDMA_MASK);
|
}
|
|
static void setup_iomux_enet(void)
|
{
|
gpio_direction_output(IMX_GPIO_NR(3, 23), 0);
|
gpio_direction_output(IMX_GPIO_NR(6, 30), 1);
|
gpio_direction_output(IMX_GPIO_NR(6, 25), 1);
|
gpio_direction_output(IMX_GPIO_NR(6, 27), 1);
|
gpio_direction_output(IMX_GPIO_NR(6, 28), 1);
|
gpio_direction_output(IMX_GPIO_NR(6, 29), 1);
|
imx_iomux_v3_setup_multiple_pads(enet_pads1, ARRAY_SIZE(enet_pads1));
|
gpio_direction_output(IMX_GPIO_NR(6, 24), 1);
|
|
/* Need delay 10ms according to KSZ9021 spec */
|
udelay(1000 * 10);
|
gpio_set_value(IMX_GPIO_NR(3, 23), 1);
|
|
imx_iomux_v3_setup_multiple_pads(enet_pads2, ARRAY_SIZE(enet_pads2));
|
}
|
|
static void setup_iomux_uart(void)
|
{
|
imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
|
imx_iomux_v3_setup_multiple_pads(uart2_pads, ARRAY_SIZE(uart2_pads));
|
imx_iomux_v3_setup_multiple_pads(uart4_pads, ARRAY_SIZE(uart4_pads));
|
}
|
|
#ifdef CONFIG_USB_EHCI_MX6
|
int board_ehci_hcd_init(int port)
|
{
|
return 0;
|
}
|
|
#endif
|
|
#ifdef CONFIG_FSL_ESDHC
|
struct fsl_esdhc_cfg usdhc_cfg[1] = {
|
{ USDHC3_BASE_ADDR },
|
};
|
|
int board_mmc_getcd(struct mmc *mmc)
|
{
|
struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
|
|
if (cfg->esdhc_base == USDHC3_BASE_ADDR) {
|
gpio_direction_input(IMX_GPIO_NR(7, 0));
|
return !gpio_get_value(IMX_GPIO_NR(7, 0));
|
}
|
|
return 0;
|
}
|
|
int board_mmc_init(bd_t *bis)
|
{
|
/*
|
* Only one USDHC controller on titianium
|
*/
|
imx_iomux_v3_setup_multiple_pads(usdhc3_pads, ARRAY_SIZE(usdhc3_pads));
|
usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
|
|
return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
|
}
|
#endif
|
|
int board_phy_config(struct phy_device *phydev)
|
{
|
/* min rx data delay */
|
ksz9021_phy_extended_write(phydev,
|
MII_KSZ9021_EXT_RGMII_RX_DATA_SKEW, 0x0);
|
/* min tx data delay */
|
ksz9021_phy_extended_write(phydev,
|
MII_KSZ9021_EXT_RGMII_TX_DATA_SKEW, 0x0);
|
/* max rx/tx clock delay, min rx/tx control */
|
ksz9021_phy_extended_write(phydev,
|
MII_KSZ9021_EXT_RGMII_CLOCK_SKEW, 0xf0f0);
|
if (phydev->drv->config)
|
phydev->drv->config(phydev);
|
|
return 0;
|
}
|
|
int board_eth_init(bd_t *bis)
|
{
|
setup_iomux_enet();
|
|
return cpu_eth_init(bis);
|
}
|
|
int board_early_init_f(void)
|
{
|
setup_iomux_uart();
|
|
return 0;
|
}
|
|
int board_init(void)
|
{
|
/* address of boot parameters */
|
gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
|
|
setup_i2c(0, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info0);
|
setup_i2c(2, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info2);
|
|
setup_gpmi_nand();
|
|
return 0;
|
}
|
|
int checkboard(void)
|
{
|
puts("Board: Titanium\n");
|
|
return 0;
|
}
|
|
#ifdef CONFIG_CMD_BMODE
|
static const struct boot_mode board_boot_modes[] = {
|
/* NAND */
|
{ "nand", MAKE_CFGVAL(0x80, 0x02, 0x00, 0x00) },
|
/* 4 bit bus width */
|
{ "mmc0", MAKE_CFGVAL(0x40, 0x30, 0x00, 0x00) },
|
{ "mmc1", MAKE_CFGVAL(0x40, 0x38, 0x00, 0x00) },
|
{ NULL, 0 },
|
};
|
#endif
|
|
int misc_init_r(void)
|
{
|
#ifdef CONFIG_CMD_BMODE
|
add_board_boot_modes(board_boot_modes);
|
#endif
|
|
return 0;
|
}
|
