/*
|
* (C) Copyright 2007-2008
|
* Stelian Pop <stelian@popies.net>
|
* Lead Tech Design <www.leadtechdesign.com>
|
*
|
* SPDX-License-Identifier: GPL-2.0+
|
*/
|
|
#include <common.h>
|
#include <debug_uart.h>
|
#include <asm/io.h>
|
#include <asm/arch/clk.h>
|
#include <asm/arch/at91sam9g45_matrix.h>
|
#include <asm/arch/at91sam9_smc.h>
|
#include <asm/arch/at91_common.h>
|
#include <asm/arch/gpio.h>
|
#include <asm/arch/clk.h>
|
#include <lcd.h>
|
#include <linux/mtd/rawnand.h>
|
#include <atmel_lcdc.h>
|
#include <asm/mach-types.h>
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
/* ------------------------------------------------------------------------- */
|
/*
|
* Miscelaneous platform dependent initialisations
|
*/
|
|
#ifdef CONFIG_CMD_NAND
|
void at91sam9m10g45ek_nand_hw_init(void)
|
{
|
struct at91_smc *smc = (struct at91_smc *)ATMEL_BASE_SMC;
|
struct at91_matrix *matrix = (struct at91_matrix *)ATMEL_BASE_MATRIX;
|
unsigned long csa;
|
|
/* Enable CS3 */
|
csa = readl(&matrix->ebicsa);
|
csa |= AT91_MATRIX_EBI_CS3A_SMC_SMARTMEDIA;
|
writel(csa, &matrix->ebicsa);
|
|
/* Configure SMC CS3 for NAND/SmartMedia */
|
writel(AT91_SMC_SETUP_NWE(1) | AT91_SMC_SETUP_NCS_WR(0) |
|
AT91_SMC_SETUP_NRD(1) | AT91_SMC_SETUP_NCS_RD(0),
|
&smc->cs[3].setup);
|
writel(AT91_SMC_PULSE_NWE(4) | AT91_SMC_PULSE_NCS_WR(3) |
|
AT91_SMC_PULSE_NRD(3) | AT91_SMC_PULSE_NCS_RD(2),
|
&smc->cs[3].pulse);
|
writel(AT91_SMC_CYCLE_NWE(7) | AT91_SMC_CYCLE_NRD(4),
|
&smc->cs[3].cycle);
|
writel(AT91_SMC_MODE_RM_NRD | AT91_SMC_MODE_WM_NWE |
|
AT91_SMC_MODE_EXNW_DISABLE |
|
#ifdef CONFIG_SYS_NAND_DBW_16
|
AT91_SMC_MODE_DBW_16 |
|
#else /* CONFIG_SYS_NAND_DBW_8 */
|
AT91_SMC_MODE_DBW_8 |
|
#endif
|
AT91_SMC_MODE_TDF_CYCLE(3),
|
&smc->cs[3].mode);
|
|
at91_periph_clk_enable(ATMEL_ID_PIOC);
|
|
/* Configure RDY/BSY */
|
at91_set_gpio_input(CONFIG_SYS_NAND_READY_PIN, 1);
|
|
/* Enable NandFlash */
|
at91_set_gpio_output(CONFIG_SYS_NAND_ENABLE_PIN, 1);
|
}
|
#endif
|
|
#if defined(CONFIG_SPL_BUILD)
|
#include <spl.h>
|
#include <nand.h>
|
|
void at91_spl_board_init(void)
|
{
|
/*
|
* On the at91sam9m10g45ek board, the chip wm9711 stays in the
|
* test mode, so it needs do some action to exit test mode.
|
*/
|
at91_periph_clk_enable(ATMEL_ID_PIODE);
|
at91_set_gpio_output(AT91_PIN_PD7, 0);
|
at91_set_gpio_output(AT91_PIN_PD8, 0);
|
at91_set_pio_pullup(AT91_PIO_PORTD, 7, 1);
|
at91_set_pio_pullup(AT91_PIO_PORTD, 8, 1);
|
|
#ifdef CONFIG_SYS_USE_MMC
|
at91_mci_hw_init();
|
#elif CONFIG_SYS_USE_NANDFLASH
|
at91sam9m10g45ek_nand_hw_init();
|
#endif
|
}
|
|
#include <asm/arch/atmel_mpddrc.h>
|
static void ddr2_conf(struct atmel_mpddrc_config *ddr2)
|
{
|
ddr2->md = (ATMEL_MPDDRC_MD_DBW_16_BITS | ATMEL_MPDDRC_MD_DDR2_SDRAM);
|
|
ddr2->cr = (ATMEL_MPDDRC_CR_NC_COL_10 |
|
ATMEL_MPDDRC_CR_NR_ROW_14 |
|
ATMEL_MPDDRC_CR_DQMS_SHARED |
|
ATMEL_MPDDRC_CR_CAS_DDR_CAS3);
|
|
ddr2->rtr = 0x24b;
|
|
ddr2->tpr0 = (6 << ATMEL_MPDDRC_TPR0_TRAS_OFFSET |/* 6*7.5 = 45 ns */
|
2 << ATMEL_MPDDRC_TPR0_TRCD_OFFSET |/* 2*7.5 = 15 ns */
|
2 << ATMEL_MPDDRC_TPR0_TWR_OFFSET | /* 2*7.5 = 15 ns */
|
8 << ATMEL_MPDDRC_TPR0_TRC_OFFSET | /* 8*7.5 = 60 ns */
|
2 << ATMEL_MPDDRC_TPR0_TRP_OFFSET | /* 2*7.5 = 15 ns */
|
1 << ATMEL_MPDDRC_TPR0_TRRD_OFFSET | /* 1*7.5= 7.5 ns*/
|
1 << ATMEL_MPDDRC_TPR0_TWTR_OFFSET | /* 1 clk cycle */
|
2 << ATMEL_MPDDRC_TPR0_TMRD_OFFSET); /* 2 clk cycles */
|
|
ddr2->tpr1 = (2 << ATMEL_MPDDRC_TPR1_TXP_OFFSET | /* 2*7.5 = 15 ns */
|
200 << ATMEL_MPDDRC_TPR1_TXSRD_OFFSET |
|
16 << ATMEL_MPDDRC_TPR1_TXSNR_OFFSET |
|
14 << ATMEL_MPDDRC_TPR1_TRFC_OFFSET);
|
|
ddr2->tpr2 = (1 << ATMEL_MPDDRC_TPR2_TRTP_OFFSET |
|
0 << ATMEL_MPDDRC_TPR2_TRPA_OFFSET |
|
7 << ATMEL_MPDDRC_TPR2_TXARDS_OFFSET |
|
2 << ATMEL_MPDDRC_TPR2_TXARD_OFFSET);
|
}
|
|
void mem_init(void)
|
{
|
struct atmel_mpddrc_config ddr2;
|
|
ddr2_conf(&ddr2);
|
|
at91_system_clk_enable(AT91_PMC_DDR);
|
|
/* DDRAM2 Controller initialize */
|
ddr2_init(ATMEL_BASE_DDRSDRC0, ATMEL_BASE_CS6, &ddr2);
|
}
|
#endif
|
|
#ifdef CONFIG_CMD_USB
|
static void at91sam9m10g45ek_usb_hw_init(void)
|
{
|
at91_periph_clk_enable(ATMEL_ID_PIODE);
|
|
at91_set_gpio_output(AT91_PIN_PD1, 0);
|
at91_set_gpio_output(AT91_PIN_PD3, 0);
|
}
|
#endif
|
|
#ifdef CONFIG_LCD
|
|
vidinfo_t panel_info = {
|
.vl_col = 480,
|
.vl_row = 272,
|
.vl_clk = 9000000,
|
.vl_sync = ATMEL_LCDC_INVLINE_NORMAL |
|
ATMEL_LCDC_INVFRAME_NORMAL,
|
.vl_bpix = 3,
|
.vl_tft = 1,
|
.vl_hsync_len = 45,
|
.vl_left_margin = 1,
|
.vl_right_margin = 1,
|
.vl_vsync_len = 1,
|
.vl_upper_margin = 40,
|
.vl_lower_margin = 1,
|
.mmio = ATMEL_BASE_LCDC,
|
};
|
|
|
void lcd_enable(void)
|
{
|
at91_set_A_periph(AT91_PIN_PE6, 1); /* power up */
|
}
|
|
void lcd_disable(void)
|
{
|
at91_set_A_periph(AT91_PIN_PE6, 0); /* power down */
|
}
|
|
static void at91sam9m10g45ek_lcd_hw_init(void)
|
{
|
at91_set_A_periph(AT91_PIN_PE0, 0); /* LCDDPWR */
|
at91_set_A_periph(AT91_PIN_PE2, 0); /* LCDCC */
|
at91_set_A_periph(AT91_PIN_PE3, 0); /* LCDVSYNC */
|
at91_set_A_periph(AT91_PIN_PE4, 0); /* LCDHSYNC */
|
at91_set_A_periph(AT91_PIN_PE5, 0); /* LCDDOTCK */
|
|
at91_set_A_periph(AT91_PIN_PE7, 0); /* LCDD0 */
|
at91_set_A_periph(AT91_PIN_PE8, 0); /* LCDD1 */
|
at91_set_A_periph(AT91_PIN_PE9, 0); /* LCDD2 */
|
at91_set_A_periph(AT91_PIN_PE10, 0); /* LCDD3 */
|
at91_set_A_periph(AT91_PIN_PE11, 0); /* LCDD4 */
|
at91_set_A_periph(AT91_PIN_PE12, 0); /* LCDD5 */
|
at91_set_A_periph(AT91_PIN_PE13, 0); /* LCDD6 */
|
at91_set_A_periph(AT91_PIN_PE14, 0); /* LCDD7 */
|
at91_set_A_periph(AT91_PIN_PE15, 0); /* LCDD8 */
|
at91_set_A_periph(AT91_PIN_PE16, 0); /* LCDD9 */
|
at91_set_A_periph(AT91_PIN_PE17, 0); /* LCDD10 */
|
at91_set_A_periph(AT91_PIN_PE18, 0); /* LCDD11 */
|
at91_set_A_periph(AT91_PIN_PE19, 0); /* LCDD12 */
|
at91_set_B_periph(AT91_PIN_PE20, 0); /* LCDD13 */
|
at91_set_A_periph(AT91_PIN_PE21, 0); /* LCDD14 */
|
at91_set_A_periph(AT91_PIN_PE22, 0); /* LCDD15 */
|
at91_set_A_periph(AT91_PIN_PE23, 0); /* LCDD16 */
|
at91_set_A_periph(AT91_PIN_PE24, 0); /* LCDD17 */
|
at91_set_A_periph(AT91_PIN_PE25, 0); /* LCDD18 */
|
at91_set_A_periph(AT91_PIN_PE26, 0); /* LCDD19 */
|
at91_set_A_periph(AT91_PIN_PE27, 0); /* LCDD20 */
|
at91_set_B_periph(AT91_PIN_PE28, 0); /* LCDD21 */
|
at91_set_A_periph(AT91_PIN_PE29, 0); /* LCDD22 */
|
at91_set_A_periph(AT91_PIN_PE30, 0); /* LCDD23 */
|
|
at91_periph_clk_enable(ATMEL_ID_LCDC);
|
|
gd->fb_base = CONFIG_AT91SAM9G45_LCD_BASE;
|
}
|
|
#ifdef CONFIG_LCD_INFO
|
#include <nand.h>
|
#include <version.h>
|
|
void lcd_show_board_info(void)
|
{
|
ulong dram_size, nand_size;
|
int i;
|
char temp[32];
|
|
lcd_printf ("%s\n", U_BOOT_VERSION);
|
lcd_printf ("(C) 2008 ATMEL Corp\n");
|
lcd_printf ("at91support@atmel.com\n");
|
lcd_printf ("%s CPU at %s MHz\n",
|
ATMEL_CPU_NAME,
|
strmhz(temp, get_cpu_clk_rate()));
|
|
dram_size = 0;
|
for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++)
|
dram_size += gd->bd->bi_dram[i].size;
|
nand_size = 0;
|
for (i = 0; i < CONFIG_SYS_MAX_NAND_DEVICE; i++)
|
nand_size += get_nand_dev_by_index(i)->size;
|
lcd_printf (" %ld MB SDRAM, %ld MB NAND\n",
|
dram_size >> 20,
|
nand_size >> 20 );
|
}
|
#endif /* CONFIG_LCD_INFO */
|
#endif
|
|
#ifdef CONFIG_DEBUG_UART_BOARD_INIT
|
void board_debug_uart_init(void)
|
{
|
at91_seriald_hw_init();
|
}
|
#endif
|
|
#ifdef CONFIG_BOARD_EARLY_INIT_F
|
int board_early_init_f(void)
|
{
|
#ifdef CONFIG_DEBUG_UART
|
debug_uart_init();
|
#endif
|
return 0;
|
}
|
#endif
|
|
int board_init(void)
|
{
|
/* arch number of AT91SAM9M10G45EK-Board */
|
#ifdef CONFIG_AT91SAM9M10G45EK
|
gd->bd->bi_arch_number = MACH_TYPE_AT91SAM9M10G45EK;
|
#elif defined CONFIG_AT91SAM9G45EKES
|
gd->bd->bi_arch_number = MACH_TYPE_AT91SAM9G45EKES;
|
#endif
|
|
/* adress of boot parameters */
|
gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
|
|
#ifdef CONFIG_CMD_NAND
|
at91sam9m10g45ek_nand_hw_init();
|
#endif
|
#ifdef CONFIG_CMD_USB
|
at91sam9m10g45ek_usb_hw_init();
|
#endif
|
#ifdef CONFIG_LCD
|
at91sam9m10g45ek_lcd_hw_init();
|
#endif
|
return 0;
|
}
|
|
int dram_init(void)
|
{
|
gd->ram_size = get_ram_size((void *) CONFIG_SYS_SDRAM_BASE,
|
CONFIG_SYS_SDRAM_SIZE);
|
return 0;
|
}
|
|
#ifdef CONFIG_RESET_PHY_R
|
void reset_phy(void)
|
{
|
}
|
#endif
|
