hc
2024-05-14 bedbef8ad3e75a304af6361af235302bcc61d06b
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2018, The Linux Foundation. All rights reserved.
 */
 
#include <linux/spinlock.h>
#include <asm/barrier.h>
#include <asm/sysreg.h>
#include <soc/qcom/kryo-l2-accessors.h>
 
#define L2CPUSRSELR_EL1         sys_reg(3, 3, 15, 0, 6)
#define L2CPUSRDR_EL1           sys_reg(3, 3, 15, 0, 7)
 
static DEFINE_RAW_SPINLOCK(l2_access_lock);
 
/**
 * kryo_l2_set_indirect_reg() - write value to an L2 register
 * @reg: Address of L2 register.
 * @value: Value to be written to register.
 *
 * Use architecturally required barriers for ordering between system register
 * accesses, and system registers with respect to device memory
 */
void kryo_l2_set_indirect_reg(u64 reg, u64 val)
{
   unsigned long flags;
 
   raw_spin_lock_irqsave(&l2_access_lock, flags);
   write_sysreg_s(reg, L2CPUSRSELR_EL1);
   isb();
   write_sysreg_s(val, L2CPUSRDR_EL1);
   isb();
   raw_spin_unlock_irqrestore(&l2_access_lock, flags);
}
EXPORT_SYMBOL(kryo_l2_set_indirect_reg);
 
/**
 * kryo_l2_get_indirect_reg() - read an L2 register value
 * @reg: Address of L2 register.
 *
 * Use architecturally required barriers for ordering between system register
 * accesses, and system registers with respect to device memory
 */
u64 kryo_l2_get_indirect_reg(u64 reg)
{
   u64 val;
   unsigned long flags;
 
   raw_spin_lock_irqsave(&l2_access_lock, flags);
   write_sysreg_s(reg, L2CPUSRSELR_EL1);
   isb();
   val = read_sysreg_s(L2CPUSRDR_EL1);
   raw_spin_unlock_irqrestore(&l2_access_lock, flags);
 
   return val;
}
EXPORT_SYMBOL(kryo_l2_get_indirect_reg);