/* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
|
/*
|
* Copyright (c) 2016 Mellanox Technologies Ltd. All rights reserved.
|
* Copyright (c) 2015 System Fabric Works, Inc. All rights reserved.
|
*/
|
|
#ifndef RXE_OPCODE_H
|
#define RXE_OPCODE_H
|
|
/*
|
* contains header bit mask definitions and header lengths
|
* declaration of the rxe_opcode_info struct and
|
* rxe_wr_opcode_info struct
|
*/
|
|
enum rxe_wr_mask {
|
WR_INLINE_MASK = BIT(0),
|
WR_ATOMIC_MASK = BIT(1),
|
WR_SEND_MASK = BIT(2),
|
WR_READ_MASK = BIT(3),
|
WR_WRITE_MASK = BIT(4),
|
WR_LOCAL_MASK = BIT(5),
|
WR_REG_MASK = BIT(6),
|
|
WR_READ_OR_WRITE_MASK = WR_READ_MASK | WR_WRITE_MASK,
|
WR_READ_WRITE_OR_SEND_MASK = WR_READ_OR_WRITE_MASK | WR_SEND_MASK,
|
WR_WRITE_OR_SEND_MASK = WR_WRITE_MASK | WR_SEND_MASK,
|
WR_ATOMIC_OR_READ_MASK = WR_ATOMIC_MASK | WR_READ_MASK,
|
};
|
|
#define WR_MAX_QPT (8)
|
|
struct rxe_wr_opcode_info {
|
char *name;
|
enum rxe_wr_mask mask[WR_MAX_QPT];
|
};
|
|
extern struct rxe_wr_opcode_info rxe_wr_opcode_info[];
|
|
enum rxe_hdr_type {
|
RXE_LRH,
|
RXE_GRH,
|
RXE_BTH,
|
RXE_RETH,
|
RXE_AETH,
|
RXE_ATMETH,
|
RXE_ATMACK,
|
RXE_IETH,
|
RXE_RDETH,
|
RXE_DETH,
|
RXE_IMMDT,
|
RXE_PAYLOAD,
|
NUM_HDR_TYPES
|
};
|
|
enum rxe_hdr_mask {
|
RXE_LRH_MASK = BIT(RXE_LRH),
|
RXE_GRH_MASK = BIT(RXE_GRH),
|
RXE_BTH_MASK = BIT(RXE_BTH),
|
RXE_IMMDT_MASK = BIT(RXE_IMMDT),
|
RXE_RETH_MASK = BIT(RXE_RETH),
|
RXE_AETH_MASK = BIT(RXE_AETH),
|
RXE_ATMETH_MASK = BIT(RXE_ATMETH),
|
RXE_ATMACK_MASK = BIT(RXE_ATMACK),
|
RXE_IETH_MASK = BIT(RXE_IETH),
|
RXE_RDETH_MASK = BIT(RXE_RDETH),
|
RXE_DETH_MASK = BIT(RXE_DETH),
|
RXE_PAYLOAD_MASK = BIT(RXE_PAYLOAD),
|
|
RXE_REQ_MASK = BIT(NUM_HDR_TYPES + 0),
|
RXE_ACK_MASK = BIT(NUM_HDR_TYPES + 1),
|
RXE_SEND_MASK = BIT(NUM_HDR_TYPES + 2),
|
RXE_WRITE_MASK = BIT(NUM_HDR_TYPES + 3),
|
RXE_READ_MASK = BIT(NUM_HDR_TYPES + 4),
|
RXE_ATOMIC_MASK = BIT(NUM_HDR_TYPES + 5),
|
|
RXE_RWR_MASK = BIT(NUM_HDR_TYPES + 6),
|
RXE_COMP_MASK = BIT(NUM_HDR_TYPES + 7),
|
|
RXE_START_MASK = BIT(NUM_HDR_TYPES + 8),
|
RXE_MIDDLE_MASK = BIT(NUM_HDR_TYPES + 9),
|
RXE_END_MASK = BIT(NUM_HDR_TYPES + 10),
|
|
RXE_LOOPBACK_MASK = BIT(NUM_HDR_TYPES + 12),
|
|
RXE_READ_OR_ATOMIC = (RXE_READ_MASK | RXE_ATOMIC_MASK),
|
RXE_WRITE_OR_SEND = (RXE_WRITE_MASK | RXE_SEND_MASK),
|
};
|
|
#define OPCODE_NONE (-1)
|
#define RXE_NUM_OPCODE 256
|
|
struct rxe_opcode_info {
|
char *name;
|
enum rxe_hdr_mask mask;
|
int length;
|
int offset[NUM_HDR_TYPES];
|
};
|
|
extern struct rxe_opcode_info rxe_opcode[RXE_NUM_OPCODE];
|
|
#endif /* RXE_OPCODE_H */
|
