/* SPDX-License-Identifier: GPL-2.0 */
|
/*
|
* TI DaVinci Audio definitions
|
*/
|
#ifndef __ASM_ARCH_DAVINCI_ASP_H
|
#define __ASM_ARCH_DAVINCI_ASP_H
|
|
/* Bases of dm644x and dm355 register banks */
|
#define DAVINCI_ASP0_BASE 0x01E02000
|
#define DAVINCI_ASP1_BASE 0x01E04000
|
|
/* Bases of dm365 register banks */
|
#define DAVINCI_DM365_ASP0_BASE 0x01D02000
|
|
/* Bases of dm646x register banks */
|
#define DAVINCI_DM646X_MCASP0_REG_BASE 0x01D01000
|
#define DAVINCI_DM646X_MCASP1_REG_BASE 0x01D01800
|
|
/* Bases of da850/da830 McASP0 register banks */
|
#define DAVINCI_DA8XX_MCASP0_REG_BASE 0x01D00000
|
|
/* Bases of da830 McASP1 register banks */
|
#define DAVINCI_DA830_MCASP1_REG_BASE 0x01D04000
|
|
/* Bases of da830 McASP2 register banks */
|
#define DAVINCI_DA830_MCASP2_REG_BASE 0x01D08000
|
|
/* EDMA channels of dm644x and dm355 */
|
#define DAVINCI_DMA_ASP0_TX 2
|
#define DAVINCI_DMA_ASP0_RX 3
|
#define DAVINCI_DMA_ASP1_TX 8
|
#define DAVINCI_DMA_ASP1_RX 9
|
|
/* EDMA channels of dm646x */
|
#define DAVINCI_DM646X_DMA_MCASP0_AXEVT0 6
|
#define DAVINCI_DM646X_DMA_MCASP0_AREVT0 9
|
#define DAVINCI_DM646X_DMA_MCASP1_AXEVT1 12
|
|
/* EDMA channels of da850/da830 McASP0 */
|
#define DAVINCI_DA8XX_DMA_MCASP0_AREVT 0
|
#define DAVINCI_DA8XX_DMA_MCASP0_AXEVT 1
|
|
/* EDMA channels of da830 McASP1 */
|
#define DAVINCI_DA830_DMA_MCASP1_AREVT 2
|
#define DAVINCI_DA830_DMA_MCASP1_AXEVT 3
|
|
/* EDMA channels of da830 McASP2 */
|
#define DAVINCI_DA830_DMA_MCASP2_AREVT 4
|
#define DAVINCI_DA830_DMA_MCASP2_AXEVT 5
|
|
/* Interrupts */
|
#define DAVINCI_ASP0_RX_INT DAVINCI_INTC_IRQ(IRQ_MBRINT)
|
#define DAVINCI_ASP0_TX_INT DAVINCI_INTC_IRQ(IRQ_MBXINT)
|
#define DAVINCI_ASP1_RX_INT DAVINCI_INTC_IRQ(IRQ_MBRINT)
|
#define DAVINCI_ASP1_TX_INT DAVINCI_INTC_IRQ(IRQ_MBXINT)
|
|
#endif /* __ASM_ARCH_DAVINCI_ASP_H */
|
