1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
| /*
| * (C) Copyright 2014
| * Vikas Manocha, ST Micoelectronics, vikas.manocha@st.com.
| *
| * SPDX-License-Identifier: GPL-2.0+
| */
|
| #ifndef __ASM_ARM_ARCH_PERIPH_H
| #define __ASM_ARM_ARCH_PERIPH_H
|
| /*
| * Peripherals required for pinmux configuration. List will
| * grow with support for more devices getting added.
| * Numbering based on interrupt table.
| *
| */
| enum periph_id {
| UART_GPIOC_30_31 = 0,
| UART_GPIOB_16_17,
| ETH_GPIOB_10_31_C_0_4,
| QSPI_CS_CLK_PAD,
| PERIPH_ID_I2C0,
| PERIPH_ID_I2C1,
| PERIPH_ID_I2C2,
| PERIPH_ID_I2C3,
| PERIPH_ID_I2C4,
| PERIPH_ID_I2C5,
| PERIPH_ID_I2C6,
| PERIPH_ID_I2C7,
| PERIPH_ID_SPI0,
| PERIPH_ID_SPI1,
| PERIPH_ID_SPI2,
| PERIPH_ID_SDMMC0,
| PERIPH_ID_SDMMC1,
| PERIPH_ID_SDMMC2,
| PERIPH_ID_SDMMC3,
| PERIPH_ID_I2S1,
| };
|
| enum periph_clock {
| UART_CLOCK_CFG = 0,
| ETH_CLOCK_CFG,
| QSPI_CLOCK_CFG,
| };
|
| #endif /* __ASM_ARM_ARCH_PERIPH_H */
|
|
