1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
| [
| {
| "EventCode": "0xC7",
| "Counter": "0,1,2,3",
| "UMask": "0x1",
| "EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",
| "SampleAfterValue": "2000003",
| "BriefDescription": "Number of SSE/AVX computational scalar double precision floating-point instructions retired. Each count represents 1 computation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
| "CounterHTOff": "0,1,2,3,4,5,6,7"
| },
| {
| "EventCode": "0xC7",
| "Counter": "0,1,2,3",
| "UMask": "0x2",
| "EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE",
| "SampleAfterValue": "2000003",
| "BriefDescription": "Number of SSE/AVX computational scalar single precision floating-point instructions retired. Each count represents 1 computation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
| "CounterHTOff": "0,1,2,3,4,5,6,7"
| },
| {
| "EventCode": "0xC7",
| "Counter": "0,1,2,3",
| "UMask": "0x4",
| "EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE",
| "SampleAfterValue": "2000003",
| "BriefDescription": "Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired. Each count represents 2 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
| "CounterHTOff": "0,1,2,3,4,5,6,7"
| },
| {
| "EventCode": "0xC7",
| "Counter": "0,1,2,3",
| "UMask": "0x8",
| "EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",
| "SampleAfterValue": "2000003",
| "BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired. Each count represents 4 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
| "CounterHTOff": "0,1,2,3,4,5,6,7"
| },
| {
| "EventCode": "0xC7",
| "Counter": "0,1,2,3",
| "UMask": "0x10",
| "EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE",
| "SampleAfterValue": "2000003",
| "BriefDescription": "Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired. Each count represents 4 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
| "CounterHTOff": "0,1,2,3,4,5,6,7"
| },
| {
| "EventCode": "0xC7",
| "Counter": "0,1,2,3",
| "UMask": "0x20",
| "EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
| "SampleAfterValue": "2000003",
| "BriefDescription": "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired. Each count represents 8 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
| "CounterHTOff": "0,1,2,3,4,5,6,7"
| },
| {
| "PublicDescription": "Counts cycles with any input and output SSE or x87 FP assist. If an input and output assist are detected on the same cycle the event increments by 1.",
| "EventCode": "0xCA",
| "Counter": "0,1,2,3",
| "UMask": "0x1e",
| "EventName": "FP_ASSIST.ANY",
| "SampleAfterValue": "100003",
| "BriefDescription": "Cycles with any input/output SSE or FP assist",
| "CounterMask": "1",
| "CounterHTOff": "0,1,2,3,4,5,6,7"
| }
| ]
|
|