/* SPDX-License-Identifier: GPL-2.0 */
|
/******************************************************************************
|
*
|
* Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
|
*
|
******************************************************************************/
|
#ifndef __HALPWRSEQCMD_H__
|
#define __HALPWRSEQCMD_H__
|
|
#include <drv_types.h>
|
|
/* The value of cmd: 4 bits */
|
#define PWR_CMD_READ 0x00
|
#define PWR_CMD_WRITE 0x01
|
#define PWR_CMD_POLLING 0x02
|
#define PWR_CMD_DELAY 0x03
|
#define PWR_CMD_END 0x04
|
|
/* The value of cut_msk: 8 bits */
|
#define PWR_CUT_TESTCHIP_MSK BIT(0)
|
#define PWR_CUT_A_MSK BIT(1)
|
#define PWR_CUT_B_MSK BIT(2)
|
#define PWR_CUT_C_MSK BIT(3)
|
#define PWR_CUT_D_MSK BIT(4)
|
#define PWR_CUT_E_MSK BIT(5)
|
#define PWR_CUT_F_MSK BIT(6)
|
#define PWR_CUT_G_MSK BIT(7)
|
#define PWR_CUT_ALL_MSK 0xFF
|
|
enum pwrseq_cmd_delat_unit {
|
PWRSEQ_DELAY_US,
|
PWRSEQ_DELAY_MS,
|
};
|
|
struct wl_pwr_cfg {
|
u16 offset;
|
u8 cut_msk;
|
u8 cmd:4;
|
u8 msk;
|
u8 value;
|
};
|
|
#define GET_PWR_CFG_OFFSET(__PWR_CMD) __PWR_CMD.offset
|
#define GET_PWR_CFG_CUT_MASK(__PWR_CMD) __PWR_CMD.cut_msk
|
#define GET_PWR_CFG_CMD(__PWR_CMD) __PWR_CMD.cmd
|
#define GET_PWR_CFG_MASK(__PWR_CMD) __PWR_CMD.msk
|
#define GET_PWR_CFG_VALUE(__PWR_CMD) __PWR_CMD.value
|
|
u8 rtl88eu_pwrseqcmdparsing(struct adapter *padapter, u8 cut_vers,
|
struct wl_pwr_cfg pwrcfgCmd[]);
|
|
#endif
|
